CY7C9536B-BLC Cypress Semiconductor Corp, CY7C9536B-BLC Datasheet - Page 35

no-image

CY7C9536B-BLC

Manufacturer Part Number
CY7C9536B-BLC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C9536B-BLC

Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C9536B-BLC
Manufacturer:
WINBOND
Quantity:
2 100
Part Number:
CY7C9536B-BLC
Manufacturer:
CY
Quantity:
123
Part Number:
CY7C9536B-BLC
Manufacturer:
CYPRESS
Quantity:
250
Part Number:
CY7C9536B-BLC
Manufacturer:
ALTERA
0
Document #: 38-02078 Rev. *G
Table 12.HBST Transmit System Interface Timing Parameter Values (continued)
Table 13.HBST Receive System Interface Timing Parameter Values
Table 14.Memory Interface Timing
t
t
t
t
t
t
t
t
t
t
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
TDVALH
TSOPS
TSOPH
TEOPS
TEOPH
TERRS
TERRH
TSTFAO
TSOFSTO
TFASTO
RCLK
RCLKD
RREADYS
RREADYD
RDATAO
RADDRO
RPARITYO
RSOPO
REOPO
RERRO
RBVALO
RDVALO
RSTFAO
CYC
CLKOUTO
CH
CL
CO
DOH
ADO
ADOH
CENO
CENOH
WEO
WEOH
ADVO
ADVOH
DS
DH
[21]
Parameter
Parameter
Parameter
[21]
[21]
[21]
[21]
[22]
TDVAL_n Hold Time to TCLK
TSOP Set-up Time to TCLK
TSOP Hold Time to TCLK
TEOP Set-up Time to TCLK
TEOP Hold Time to TCLK
TERR Set-up Time to TCLK
TERR Hold Time to TCLK
TCLK HIGH to TSTFA Valid
TCLK HIGH to TSOFST Valid
TCLK HIGH to TFAST[3:0] Valid
RCLK Frequency
RCLK Duty Cycle
RREADY_n Set-up Time to RCLK
RREADY_n Hold Time to RCLK
RCLK HIGH to RDATA[31:0] Valid
RCLK HIGH to RADDR[7:0] Valid
RCLK HIGH to RPARITY Valid
RCLK HIGH to RSOP Valid
RCLK HIGH to REOP Valid
RCLK HIGH to RERR Valid
RCLK HIGH to RBVAL[2:0] Valid
RCLK HIGH to RDVAL Valid
RCLK HIGH to RSTFA Valid
CLKOUT Cycle Time
CLKOUT Output Delay after SYSCLK
CLKOUT HIGH
CLKOUT LOW
DQ Output Valid after CLKOUT Rise
DQ Output Hold after CLKOUT Rise
Address Output Delay after CLKOUT Rise
Address Output Hold after CLKOUT Rise
CEN Output Delay after CLKOUT Rise
CEN Output Hold after CLKOUT Rise
WE Output Delay after CLKOUT Rise
WE Output Hold after CLKOUT Rise
ADV/LD Output Delay after CLKOUT Rise
ADV/LD Output Hold after CLKOUT Rise
DQ Input Set-up before CLKOUT Rise
DQ Input Hold after CLKOUT Rise
Description
Description
Description
CONFIDENTIAL
Min.
Min.
Min.
0.5
0.5
0.5
0.5
1.5
1.5
1.5
0.5
1.5
1.5
1.5
1.5
1.5
1.2
1.5
1.5
1.5
7.5
2.2
2.2
40
0.9
0.9
0.9
2.8
0.5
0.9
0.9
2
2
2
2
Max.
Max.
Max.
104
5.5
5.5
5.5
5.5
5.5
60
6
6
6
6
6
6
6
6
6
6
6
6
5
CY7C9536B
Page 35 of 46
MHz
Unit
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
%

Related parts for CY7C9536B-BLC