CY7C144-55AC Cypress Semiconductor Corp, CY7C144-55AC Datasheet - Page 10

• Manufacturer Part Number: CY7C144-55AC
• Manufacturer: Cypress Semiconductor Corp

Specifications of CY7C144-55AC

• Density: 64Kb
• Access Time (max): 55ns
• Sync/async: Asynchronous
• Architecture: Not Required
• Clock Freq (max): Not RequiredMHz
• Operating Supply Voltage (typ): 5V
• Address Bus: 13b
• Package Type: TQFP
• Operating Temp Range: 0C to 70C
• Number Of Ports: 2
• Supply Current: 160mA
• Operating Supply Voltage (min): 4.5V
• Operating Supply Voltage (max): 5.5V
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 64
• Word Size: 8b
• Number Of Words: 8K
• Lead Free Status / Rohs Status: Not Compliant

Switching Waveforms
Notes
Document #: 38-06034 Rev. *G
14. R/W is HIGH for read cycle.
15. Device is continuously selected CE = LOW and OE = LOW. This waveform cannot be used for semaphore reads.
16. Address valid prior to or coincident with CE transition LOW.
17. CE
18. BUSY = HIGH for the writing port.
19. CE
DATA OUT
ADDRESS
SEM or CE
DATA OUT
L
L
ADDRESS
ADDRESS
= L, SEM = H when accessing RAM. CE = H, SEM = L when accessing semaphores.
= CE
DATA
DATAIN
I
R
OE
I
CC
SB
R/W
OUTL
= LOW.
R
R
R
L
PREVIOUS DATA VALID
t
PU
t
OHA
Figure 6. Read Cycle No. 2 (Either Port CE/OE Access)
Figure 5. Read Cycle No. 1 (Either Port Address Access)
t
LZCE
Figure 7. Read Timing with Port-to-Port Delay (M/S=L)
t
LZOE
t
ACE
t
AA
t
DOE
MATCH
MATCH
t
WC
t
RC
t
PWE
t
WDD
DATA VALID
VALID
t
SD
t
HZOE
[14, 16, 17]
t
DATA VALID
DDD
[18, 19]
[14, 15]
t
HD
CY7C144, CY7C145
t
HZCE
t
PD
VALID
Page 10 of 21