TE28F256J3C125 Intel, TE28F256J3C125 Datasheet - Page 49
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
TE28F256J3C125
Manufacturer Part Number
TE28F256J3C125
Description
Manufacturer
Intel
Datasheet
1.TE28F256J3C125.pdf
(72 pages)
Specifications of TE28F256J3C125
Cell Type
NOR
Density
256Mb
Access Time (max)
125ns
Interface Type
Parallel
Boot Type
Not Required
Address Bus
25/24Bit
Operating Supply Voltage (typ)
3/3.3V
Operating Temp Range
-40C to 85C
Package Type
TSOP
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Asynchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8/16Bit
Number Of Words
32M/16M
Mounting
Surface Mount
Pin Count
56
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
TE28F256J3C125
Manufacturer:
INTEL
Quantity:
5 510
Company:
Part Number:
TE28F256J3C125
Manufacturer:
TSOP
Quantity:
4 800
Company:
Part Number:
TE28F256J3C125SL7HD
Manufacturer:
SANREX
Quantity:
210
13.4
Datasheet
Table 21. Byte-Wide Protection Register Addressing (Sheet 2 of 2)
Array Protection
The V
below the V
operation, V
operation, poll the Status Register and analyze the bits.
NOTE: All address lines not specified in the above table must be 0 when accessing the Protection Register,
A
B
C
D
E
6
7
8
9
F
PEN
i.e.g., A[MAX:9] = 0.
Factory
Factory
signal is a hardware mechanism to prohibit array alteration. When the V
User
User
User
User
User
User
User
User
PENLK
PEN
must be set to a valid voltage level. To determine the status of an erase or program
voltage, array contents cannot be altered. To ensure a proper erase or program
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
0
0
256-Mbit J3 (x8/x16)
PEN
0
0
1
1
0
0
1
1
0
0
voltage is
0
1
0
1
0
1
0
1
0
1
49