UPD78F0034AGK-9ET Renesas Electronics America, UPD78F0034AGK-9ET Datasheet - Page 38

no-image

UPD78F0034AGK-9ET

Manufacturer Part Number
UPD78F0034AGK-9ET
Description
Manufacturer
Renesas Electronics America
Datasheet

Specifications of UPD78F0034AGK-9ET

Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F0034AGK-9ET
Manufacturer:
NEC
Quantity:
20 000
Company:
Part Number:
UPD78F0034AGK-9ET
Quantity:
670
Part Number:
UPD78F0034AGK-9ET-A
Manufacturer:
RENESAS
Quantity:
1 155
38
Bus free time
SCL0 clock frequency
(between stop and start condition)
Hold time
SCL0 clock low-level width
SCL0 clock high-level width
Start/restart condition setup time
Data hold time
Data setup time
SDA0 and SCL0 signal rise time
SDA0 and SCL0 signal fall time
Stop condition setup time
Spike pulse width controlled by input filter
Capacitive load per each bus line
Notes 1. In the start condition, the first clock pulse is generated after this hold time.
(f) I
Note 1
2. To fill in the undefined area of the SCL0 falling edge, it is necessary for the device to internally provide
3. If the device does not extend the SCL0 signal low hold time (t
4. The high-speed mode I
5. Cb: Total capacitance per one bus line (unit: pF)
2
C bus Mode ( µ PD78F0034AY only)
at least 300 ns of hold time for the SDA0 signal (which is V
needs to be fulfilled.
conditions described below must be satisfied.
• If the device does not extend the SCL0 signal low state hold time
• If the device extends the SCL0 signal low state hold time
Parameter
CBUS compatible master
I
2
t
Be sure to transmit the next data bit to the SDA0 line before the SCL0 line is released (t
= 1,000 + 250 = 1,250 ns by standard mode I
C bus
SU:DAT
≥ 250 ns
2
C bus is available in a standard mode I
f
t
t
t
t
t
t
t
t
t
t
t
Cb
Symbol
CLK
BUF
HD:STA
LOW
HIGH
SU:STA
HD:DAT
SU:DAT
R
F
SU:STO
SP
Data Sheet U14040EJ4V0DS
0
MIN.
250
Note 2
4.7
4.0
4.7
4.0
4.7
5.0
4.0
0
Standard Mode
2
C bus specification).
MAX.
1,000
100
300
400
IHmin.
LOW
), only maximum data hold time t
of the SCL0 signal).
µ PD78F0034A, 78F0034AY
20 + 0.1Cb
20 + 0.1Cb
2
C bus system. At this time, the
100
0
MIN.
Note 2
1.3
0.6
1.3
0.6
0.6
0.6
High-Speed Mode
0
Note 4
0
Note 5
Note 5
0.9
MAX.
400
300
300
400
50
Note 3
Rmax.
+ t
HD:DAT
SU:DAT
Unit
kHz
µ s
µ s
µ s
µ s
µ s
µ s
µ s
ns
ns
ns
µ s
ns
pF

Related parts for UPD78F0034AGK-9ET