UPD43256BGU-70LL Renesas Electronics America, UPD43256BGU-70LL Datasheet
![no-image](/images/manufacturer_photos/0/5/560/renesas_electronics_america_sml.jpg)
UPD43256BGU-70LL
Specifications of UPD43256BGU-70LL
Available stocks
Related parts for UPD43256BGU-70LL
UPD43256BGU-70LL Summary of contents
Page 1
To our customers, Old Company Name in Catalogs and Other Documents st On April 1 , 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the ...
Page 2
All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm ...
Page 3
Description μ The PD43256B is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM. Battery backup is available. And A and B versions are wide voltage operations. μ The PD43256B is packed in ...
Page 4
Ordering Information Part number Package μ PD43256BGU-70L 28-pin PLASTIC SOP μ PD43256BGU-85L (11.43 mm (450)) μ PD43256BGU-70LL μ PD43256BGU-85LL μ PD43256BGU-A85 μ PD43256BGU-A10 μ PD43256BGU-A12 μ PD43256BGU-B12 μ PD43256BGW-70LL-9JL 28-pin PLASTIC TSOP (I) μ PD43256BGW-85LL-9JL (8x13.4) (Normal bent) μ PD43256BGU-70L-A ...
Page 5
Pin Configurations (Marking Side) /xxx indicates active low signal. 28-pin PLASTIC SOP (11.43 mm (450)) A14 A12 I/O1 I/O2 I/O3 GND Remark Refer to Package Drawings for the 1-pin index mark. μ ...
Page 6
PLASTIC TSOP (I) (8x13.4) (Normal bent) /OE 1 A11 A13 5 / A14 8 A12 A14 : ...
Page 7
Block Diagram A0 Address buffer A14 I/O1 I/O8 /CS /OE / GND Truth Table /CS /OE /WE × × × Remark × Row ...
Page 8
Electrical Specifications Absolute Maximum Ratings Parameter Symbol Supply voltage Input / Output voltage Operating ambient temperature Storage temperature Note –3.0 V (MIN.) (Pulse width : 50 ns) Caution Exposing the device to stress above those listed in Absolute Maximum Rating ...
Page 9
DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2) Parameter Symbol Input leakage current I/O leakage current I/O / Operating ...
Page 10
DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2) Parameter Symbol Input leakage current I/O leakage current I/O / Operating ...
Page 11
AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) AC Test Conditions μ μ [ PD43256B-70L, PD43256B-85L, Input Waveform (Rise and Fall Time ≤ 5 ns) 2.2 V 1.5 V 0.8 V Output Waveform Output Load AC characteristics should be measured ...
Page 12
Read Cycle (1/2) Parameter Symbol Read cycle time t RC Address access time t AA /CS access time t ACS /OE access time t OE Output hold from address change t OH /CS to output in low impedance t CLZ ...
Page 13
Read Cycle Timing Chart Address (Input) /CS (Input) /OE (Input) I/O (Output) Remark In read cycle, /WE should be fixed to high level ACS t CLZ OLZ High impedance Data Sheet M10770EJGV0DS ...
Page 14
Write Cycle (1/2) Parameter Symbol Write cycle time t WC /CS to end of write t CW Address valid to end of write t AW Write pulse width t WP Data valid to end of write t DW Data hold ...
Page 15
Write Cycle Timing Chart 1 (/WE Controlled) Address (Input) /CS (Input /WE (Input) I/O (Input / Output) Indefinite data out Cautions 1. /CS or /WE should be fixed to high level during address transition. 2. When I/O pins ...
Page 16
Write Cycle Timing Chart 2 (/CS Controlled) Address (Input) /CS (Input) /WE (Input) High impedance I/O (Input) Cautions 1. /CS or /WE should be fixed to high level during address transition. 2. When I/O pins are in the output state, ...
Page 17
Low V Data Retention Characteristics (T CC Parameter Symbol /CS ≥ V Data retention supply voltage V CCDR Data retention supply current I V CCDR CC Chip deselection t CDR to data retention mode Operation recovery time t R μ ...
Page 18
Package Drawings 28-PIN PLASTIC SOP (11.43 mm (450 NOTE Each lead centerline is located within 0. its true position (T.P.) at maximum material condition ...
Page 19
PLASTIC TSOP(I) (8x13. NOTES 1. Each lead centerline is located within 0. its true position (T.P.) at maximum material condition. 2. "A" excludes mold flash. (Includes mold flash : 8.4mm ...
Page 20
Recommended Soldering Conditions Please consult with our sales offices for soldering conditions of the Types of Surface Mount Device μ PD43256BGU-xxL : 28-pin PLASTIC SOP (11.43 mm (450)) μ PD43256BGU-xxLL : 28-pin PLASTIC SOP (11.43 mm (450)) μ PD43256BGU-Axx : ...
Page 21
Revision History Edition/ Page Date This Previous edition edition 16th edition/ through through Nov. 2009 Type of Description revision Modification Ordering Information revised. Data Sheet M10770EJGV0DS μ PD43256B 19 ...
Page 22
MEMO ] 20 Data Sheet M10770EJGV0DS μ PD43256B ...
Page 23
MEMO ] Data Sheet M10770EJGV0DS μ PD43256B 21 ...
Page 24
MEMO ] 22 Data Sheet M10770EJGV0DS μ PD43256B ...
Page 25
NOTES FOR CMOS DEVICES 1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V malfunction. Take care ...
Page 26
The information in this document is current as of November, 2009. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets, etc., for the most up-to-date specifications of ...