SCANSTA112VS National Semiconductor, SCANSTA112VS Datasheet

SCANSTA112VS

Manufacturer Part Number
SCANSTA112VS
Description
Manufacturer
National Semiconductor
Datasheet

Specifications of SCANSTA112VS

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
TQFP
Rad Hardened
No
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SCANSTA112VS
Manufacturer:
NS
Quantity:
8
Part Number:
SCANSTA112VS
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
SCANSTA112VS
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
SCANSTA112VS/NOPB
Manufacturer:
National Semiconductor
Quantity:
135
Part Number:
SCANSTA112VS/NOPB
Manufacturer:
NSC
Quantity:
311
Part Number:
SCANSTA112VS/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
SCANSTA112VS/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
SCANSTA112VSX
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
SCANSTA112VSX/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
© 2005 National Semiconductor Corporation
SCANSTA112
7-Port Multidrop IEEE 1149.1 (JTAG) Multiplexer
General Description
The SCANSTA112 extends the IEEE Std. 1149.1 test bus
into a multidrop test bus environment. The advantage of a
multidrop approach over a single serial scan chain is im-
proved test throughput and the ability to remove a board
from the system and retain test access to the remaining
modules. Each SCANSTA112 supports up to 7 local
IEEE1149.1 scan chains which can be accessed individually
or combined serially.
Addressing is accomplished by loading the instruction regis-
ter with a value matching that of the Slot inputs. Backplane
and inter-board testing can easily be accomplished by park-
ing the local TAP Controllers in one of the stable TAP Con-
troller states via a Park instruction. The 32-bit TCK counter
enables built in self test operations to be performed on one
port while other scan chains are simultaneously tested.
The STA112 has a unique feature in that the backplane port
and the LSP0 port are bidirectional. They can be configured
to alternatively act as the master or slave port so an alternate
test master can take control of the entire scan chain network
from the LSP0 port while the backplane port becomes a
slave.
FIGURE 1. Typical use of SCANSTA112 for board-level management of multiple scan chains.
DS200512
Features
n True IEEE 1149.1 hierarchical and multidrop
n The 8 address inputs support up to 249 unique slot
n 7 IEEE 1149.1-compatible configurable local scan ports
n Bi-directional Backplane and LSP
n Capable of ignoring TRST of the backplane port when it
n Stitcher Mode bypasses level 1 and 2 protocols
n Mode Register
n Transparent Mode can be enabled with a single
n General purpose local port pass through bits are useful
n Known Power-up state
n TRST on all local scan ports
n 32-bit TCK counter
n 16-bit LFSR Signature Compactor
n Local TAPs can become TRI-STATE via the OE input to
n 3.0-3.6V V
n Supports live insertion/withdrawal
addressable capability
addresses, an Interrogation Address, Broadcast
Address, and 4 Multi-cast Group Addresses (address
000000 is reserved)
interchangeable slave ports
becomes the slave.
selected for insertion into the scan chain individually, or
serially in groups of two or three
instruction to conveniently buffer the backplane IEEE
1149.1 pins to those on a single local scan port
for delivering write pulses for Flash programming or
monitoring device status.
allow an alternate test master to take control of the local
TAPs (LSP
CC
0-3
Supply Operation
have a TRI-STATE notification output)
0
allows local TAPs to be bypassed,
0
ports are
20051250
October 2005
www.national.com

Related parts for SCANSTA112VS

SCANSTA112VS Summary of contents

Page 1

... LSP0 port while the backplane port becomes a slave. FIGURE 1. Typical use of SCANSTA112 for board-level management of multiple scan chains. © 2005 National Semiconductor Corporation Features n True IEEE 1149.1 hierarchical and multidrop addressable capability ...

Page 2

FIGURE 2. Example of SCANSTA112 in a multidrop addressable backplane. Introduction The SCANSTA112 is the third device in a series that enable multi-drop address and multiplexing of IEEE-1149.1 scan chains. The SCANSTA112 is a superset of its predecessors - the ...

Page 3

Block Diagram FIGURE 3. SCANSTA112 Block Diagram 3 20051202 www.national.com ...

Page 4

Connection Diagrams www.national.com (BGA Top view) 4 20051201 ...

Page 5

Connection Diagrams (Continued) TQFP pinout 5 20051260 www.national.com ...

Page 6

TABLE 1. Pin Descriptions No. Pin Name Pins I/O VCC 10 N/A Power GND 10 N/A Ground RESET 1 I RESET Input: will force a reset of the device regardless of the current state. ADDMASK 1 I ADDRESS MASK input: ...

Page 7

TABLE 1. Pin Descriptions No. Pin Name Pins I/O TRIST , TRIST , 5 O TRI-STATE NOTIFICATION OUTPUT: This signal is asserted high when the associated B0 B1 TRIST TDO is TRI-STATEd. Associated means TRIST (01-03) This output has 12mA ...

Page 8

Application Overview selected using multi-drop addressing. A second tier of ’STA112s can be connected to this root layer, by connecting a local port (LSP root-layer ’STA112 to the backplane port of a second-tier ’STA112. This process can be ...

Page 9

Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( −0. Input Voltage ( Output Diode Current ( −0. Output Voltage (V ...

Page 10

DC Electrical Characteristics Over recommended operating supply voltage and temperature ranges unless otherwise specified Symbol Parameter I Input Current Low ILR (Input and I/O pins with pull-up resistors: TDI TDI , TMS , TMS , TRST ...

Page 11

AC Electrical Characteristics: Scan Bridge Mode Over recommended operating supply voltage and temperature ranges unless otherwise specified (Note 5). Symbol Parameter t , Propagation Delay PHL t TCK to TRST PLH B0 (01-06 Propagation Delay PHL t TCK ...

Page 12

AC Electrical Characteristics: Stitcher Transparent Mode Over recommended operating supply voltage and temperature ranges unless otherwise specified (Note 5). Symbol Parameter t , Propagation Delay PHL t TDI to TDO , TDI to TDO PLH ...

Page 13

Timing Diagrams (Continued) Capacitance & I/O Characteristics Refer to National’s website for IBIS models at http://www.national.com/scan Reset Waveforms Output Enable Waveforms 13 20051238 20051239 www.national.com ...

Page 14

... Physical Dimensions www.national.com inches (millimeters) unless otherwise noted 100-Pin BGA NS Package Number SLC100a Ordering Code SCANSTA112SM 100-Pin TQFP NS Package Number VJD100a Ordering Code SCANSTA112VS 14 ...

Page 15

... BANNED SUBSTANCE COMPLIANCE National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no ‘‘Banned Substances’’ as defined in CSP-9-111S2. ...

Related keywords