RC28F256J3C125 Intel, RC28F256J3C125 Datasheet - Page 61

no-image

RC28F256J3C125

Manufacturer Part Number
RC28F256J3C125
Description
Manufacturer
Intel
Datasheet

Specifications of RC28F256J3C125

Cell Type
NOR
Density
256Mb
Access Time (max)
125ns
Interface Type
Parallel
Boot Type
Not Required
Address Bus
25/24Bit
Operating Supply Voltage (typ)
3/3.3V
Operating Temp Range
-40C to 85C
Package Type
EZBGA
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Asynchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8/16Bit
Number Of Words
32M/16M
Mounting
Surface Mount
Pin Count
64
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RC28F256J3C125
Manufacturer:
ALLEGRO
Quantity:
3 400
Part Number:
RC28F256J3C125
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
RC28F256J3C125SL7HE
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Datasheet
Figure 20. Byte/Word Program Flowchart
FULL STATUS CHECK PROCEDURE
Program Complete
Check if Desired
Write Data and
Register Data
Read Status
Read Status
(See Above)
Write 40H,
Successful
Full Status
Byte/Word
Byte/Word
Program
Register
Address
Address
SR.7 =
SR.3 =
SR.1 =
SR.4 =
Start
0
0
0
1
1
1
1
0
Voltage Range Error
Device Protect Error
Programming Error
1. Toggling OE# (low to high to low) updates the status register. This
can be done in place of issuing the Read Status Register command.
Repeat for subsequent programming operations.
SR full status check can be done after each program operation, or
after a sequence of programming operations.
Write FFH after the last program operation to place device in read
array mode.
Toggling OE# (low to high to low) updates the status register. This can
be done in place of issuing the Read Status Register command.
Repeat for subsequent programming operations.
SR.4, SR.3 and SR.1 are only cleared by the Clear Status Register
command in cases where multiple locations are programmed before
full status is checked.
If an error is detected, clear the status register before attempting retry
or other error recovery.
Operation
Operation
Standby
Standby
Standby
Standby
(Note 1)
Write
Write
Read
Bus
Bus
Word Program
Setup Byte/
Command
Command
Byte/Word
Program
Data = 40H
Addr = Location to Be Programmed
Data = Data to Be Programmed
Addr = Location to Be Programmed
Status Register Data
Check SR.7
1 = WSM Ready
0 = WSM Busy
Check SR.3
1 = Programming to Voltage Error
Check SR.1
1 = Device Protect Detect
Only required for systems
implemeting lock-bit configuration.
Check SR.4
1 = Programming Error
Detect
RP# = V
256-Mbit J3 (x8/x16)
IH
Comments
Comments
, Block Lock-Bit Is Set
61

Related parts for RC28F256J3C125