DT28F160F3T95 Intel, DT28F160F3T95 Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
DT28F160F3T95
Manufacturer Part Number
DT28F160F3T95
Description
Manufacturer
Intel
Datasheet
1.DT28F160F3T95.pdf
(48 pages)
Specifications of DT28F160F3T95
Density
16Mb
Access Time (max)
95ns
Interface Type
Parallel
Boot Type
Top
Address Bus
20b
Operating Supply Voltage (typ)
3/3.3V
Operating Temp Range
-40C to 85C
Package Type
SSOP
Sync/async
Async/Sync
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
16b
Number Of Words
1M
Supply Current
60mA
Mounting
Surface Mount
Pin Count
56
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DT28F160F3T95
Manufacturer:
INTEL
Quantity:
147
4.0
PRELIMINARY
Reset
Standby
Output Disable
Read
Read Identifier Codes
Write
Read Array/Reset
Read Identifier Codes
Read Status Register
Clear Status Register
Block Erase
Program
Block Erase and Program Suspend
Block Erase and Program Resume
Set Read Configuration
Table 2. Bus Operations
Table 3. Command Definitions
Mode
Command
Command Definitions
Device operations are selected by writing specific commands into the CUI.
commands.
NOTES:
NOTES:
1. Refer to DC Characteristics. When V
2. X can be V
3. Command writes involving block erase or program are reliably executed when V
4. Refer to
1. Commands other than those shown above are reserved by Intel for future device implementations and
2. Bus operations are defined in
3. X = Any valid address within the device.
V
(see
should not be used.
IA = Identifier Code Address.
BA = Address within the block being erased.
WA = Address of memory location to be written.
RCD = Data to be written to the read configuration register. This data is presented to the device on A
all other address inputs to “0.”
PPLK
Section 8.0
Notes
and V
1,2
3,4
Table 3
IL
PP1/2
or V
for valid D
for operating conditions at different temperatures).
voltages.
IH
RST#
Bus Cycles
V
V
V
V
V
for control and address input pins and V
Required
V
IH
IH
IH
IH
IH
IL
1
2
1
2
2
1
1
2
2
(1)
IN
during a write operation.
Table
CE#
V
V
V
V
V
X
IH
IL
IL
IL
IL
Notes
6,7,8
6,7
2.
5
6
6
PP
ADV#
V
V
V
V
PPLK
X
X
X
IL
IL
IL
Oper
Write
Write
Write
Write
Write
Write
Write
Write
Write
, memory contents can be read, but not altered.
(2)
First Bus Cycle
OE#
V
V
V
V
X
X
Addr
IH
IL
IL
IH
RCD
X
X
X
X
X
X
X
X
PPLK
(3)
or V
WE#
V
V
V
V
Data
X
X
IH
IH
IH
IL
FFH
B0H
D0H
90H
70H
50H
20H
40H
10H
60H
PP1/2
or
(4)
for V
Address
Table 4
28F800F3—Automotive
See
Oper
PP
Read
Read
Write
Write
Write
X
X
X
X
X
. See DC Characteristics for
PP
Second Bus Cycle
Table 3
(2)
= V
PP1/2
Addr
V
RCD
X
X
X
X
X
X
WA
PP
BA
IA
and V
X
defines these
(3)
CC
DQ
Table 4
High Z
High Z
High Z
Data
15-0
D
= V
See
SRD
D0H
D
03H
WD
OUT
ID
0–15
IN
CC1/2
; set
(4)
9