A42MX24-PQ208 MICROSEMI, A42MX24-PQ208 Datasheet - Page 84

no-image

A42MX24-PQ208

Manufacturer Part Number
A42MX24-PQ208
Description
Manufacturer
MICROSEMI
Datasheet

Specifications of A42MX24-PQ208

Family Name
42MX
Number Of Usable Gates
36000
Number Of Logic Blocks/elements
912
# Registers
1410
# I/os (max)
176
Process Technology
0.45um (CMOS)
Operating Supply Voltage (typ)
3.3/5V
Logic Cells
912
Device System Gates
36000
Propagation Delay Time
2.5/1.8ns
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
5.25V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
208
Package Type
PQFP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A42MX24-PQ208
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A42MX24-PQ208
Manufacturer:
ACTEL/爱特
Quantity:
20 000
Part Number:
A42MX24-PQ208A
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
A42MX24-PQ208I
Manufacturer:
Microsemi SoC
Quantity:
10 000
TMS, I/O
The TMS pin controls the use of the IEEE 1149.1
Boundary Scan pins (TCK, TDI, TDO). In flexible mode
when the TMS pin is set LOW, the TCK, TDI and TDO pins
are boundary scan pins. Once the boundary scan pins are
in test mode, they will remain in that mode until the
internal boundary scan state machine reaches the "logic
reset" state. At this point, the boundary scan pins will be
released and will function as regular I/O pins. The "logic
reset" state is reached 5 TCK cycles after the TMS pin is
set HIGH. In dedicated test mode, TMS functions as
specified in the IEEE 1149.1 specifications. IEEE JTAG
specification recommends a 10kΩ pull-up resistor on the
pin. BST pins are only available in A42MX24 and
A42MX36 devices.
1 -7 8
40MX and 42MX FPGA Families
Test Mode Select
v6.1
V
Input supply voltage for 40MX devices
V
Supply voltage for array in 42MX devices
V
Supply voltage for I/Os in 42MX devices
WD, I/O
When a wide decode module is used in a 42MX device
this pin can be used as a dedicated output from the wide
decode module. This direct connection eliminates
additional interconnect delays associated with regular
logic modules. To implement the direct I/O connection,
connect an output buffer of any type to the output of
the wide decode macro and place this output on one of
the reserved WD pins.
CC
CCA
CCI
Supply Voltage
Supply Voltage
Supply Voltage
Wide Decode Output

Related parts for A42MX24-PQ208