SCC2698BC1A84 NXP Semiconductors, SCC2698BC1A84 Datasheet - Page 26

UART Interface IC 8CH. UART ENHANCED

SCC2698BC1A84

Manufacturer Part Number
SCC2698BC1A84
Description
UART Interface IC 8CH. UART ENHANCED
Manufacturer
NXP Semiconductors
Type
Octal UARTr
Datasheet

Specifications of SCC2698BC1A84

Number Of Channels
8
Data Rate
115.2 Kbps
Supply Voltage (max)
5.25 V
Supply Voltage (min)
4.75 V
Supply Current
30 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Package / Case
PLCC-84
Description/function
Single-chip MOS-LSI communications device
Mounting Style
SMD/SMT
Operating Supply Voltage
5 V
Lead Free Status / Rohs Status
 Details
Other names
SCC2698BC1A84,512

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SCC2698BC1A84
Manufacturer:
PHILIPS
Quantity:
4 500
Part Number:
SCC2698BC1A84
Manufacturer:
PHILIPS
Quantity:
4 500
Part Number:
SCC2698BC1A84
Manufacturer:
PHILIPS
Quantity:
6
Part Number:
SCC2698BC1A84
Quantity:
5 510
Part Number:
SCC2698BC1A84
Manufacturer:
ICE
Quantity:
900
Part Number:
SCC2698BC1A84
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SCC2698BC1A84,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
Table 5. Baud Rates Extended
NOTE:
Each read on address H‘2’ will toggle the baud rate test mode. When in the BRG test mode, the baud rates change as shown to the left. This
change affects all receivers and transmitters on the DUART.
The test mode at address H‘A’ changes all transmitters and receivers to the 1x mode and connects the output ports to some internal nodes.
2006 Aug 07
Enhanced octal universal asynchronous
receiver/transmitter (Octal UART)
Receiver Reset in the Normal Mode (Receiver Enabled)
Reset can be accomplished easily by issuing a receiver software or hardware reset followed by a receiver enable. All receiver data,
status and programming will be preserved and available before reset. The reset will NOT affect the programming.
Receiver Reset in the Wake-Up Mode (MR1[4:3] = 11)
Reset can also be accomplished easily by first exiting the wake-up mode (MR1[4:3] = 00 or 01 or 10), then issuing a receiver software or
hardware reset followed by a wake-up re-entry (MR1[4:3] = 11). All receiver data, status and programming will be preserved and
available before reset. The reset will NOT affect other programming.
The reason for this is the receiver is partially enabled when the parity bits are at ‘11’. Thus the receiver disable and reset is bypassed by
the partial enabling of the receiver.
CSR[7:4]
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
ACR[7] = 0
I/O2 – 16X
I/O2 – 1X
38.4K
134.5
1,200
1,050
2,400
4,800
7,200
9,600
Timer
110
200
300
600
50
Normal BRG
ACR[7] = 1
I/O2 – 16X
I/O2 – 1X
38.4K
19.2K
1,200
2,000
2,400
4,800
1,800
9,600
Timer
150
300
600
110
75
26
ACR[7] = 0
I/O2 – 16X
I/O2 – 1X
115.2K
19.2K
28.8K
57.6K
57.6K
57.6K
38.4K
4,800
1,076
1,050
4,800
9,600
Timer
880
BRG Test
SCC2698B
ACR[7] = 1
I/O2 – 16X
I/O2 – 1X
115.2K
Product data sheet
38.4K
14.4K
28.8K
57.6K
57.6K
14.4K
19.2K
7,200
2,000
4,800
9,600
Timer
880
SD00097

Related parts for SCC2698BC1A84