SC28L194A1A NXP Semiconductors, SC28L194A1A Datasheet - Page 36

UART Interface IC 3V-5V 4CH UART INTEL/MOT INTRF

SC28L194A1A

Manufacturer Part Number
SC28L194A1A
Description
UART Interface IC 3V-5V 4CH UART INTEL/MOT INTRF
Manufacturer
NXP Semiconductors
Type
Quad UART for 3.3 V and 5 V supply voltager
Datasheet

Specifications of SC28L194A1A

Number Of Channels
4
Data Rate
460.8 Kbps
Supply Voltage (max)
5.5 V
Supply Voltage (min)
3 V
Supply Current
30 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Package / Case
PLCC-68
Mounting Style
SMD/SMT
Operating Supply Voltage
3.3 V, 5 V
Lead Free Status / Rohs Status
 Details
Other names
SC28L194A1A,512

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC28L194A1A
Manufacturer:
NXP
Quantity:
5 530
Part Number:
SC28L194A1A
Manufacturer:
SEMTECH
Quantity:
384
Part Number:
SC28L194A1A
Manufacturer:
PHI-Pbf
Quantity:
31
Part Number:
SC28L194A1A
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SC28L194A1A,512
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
RESET CONDITIONS
Device Configuration after Hardware Reset
or CRa cmd=x1F
Cleared registers:
2006 Aug 15
Quad UART for 3.3 V and 5 V supply voltage
Channel Status Registers (SR)
Channel Interrupt Status Registers (ISR)
Channel Interrupt Mask Registers (IMR)
Channel Interrupt Xon Status Register (XISR)
Interrupt Control Register (ICR)
Global Configuration Control Register (GCCR)
Hence the device enters the asynchronous bus cycling mode.
Current Interrupt Register (CIR)
BRG Timer Run Control Register (BRGTCR)
Watch-dog Timer Run Control Register (WDTRCR)
Channel Input/Output Port Configuration Registers (I/OPCR)
Hence all I/O pins have direction = Input after reset
BRG Counter/Timer Registers
36
Clears Modes for:
Disables:
Halts:
Limitations:
Power down
Test modes
Input Port Changed bits
Gang write to Xon or Xoff
Xon/Xoff/Address detection
Receiver error status
Transmitters
Receivers
Interrupts, current and future
BRG Counters
Bus cycle in progress (hardware RESET only)
Minimum RESETN pin pulse width is 10 SClk cycles after Vcc
reaches operational range
The user must allow a minimum of 6 SClk cycles to elapse after
a reset (RESETN pin or CRa initiated) of the device terminates
before initiating a new bus cycle.
SC28L194
Product data sheet

Related parts for SC28L194A1A