A43L4616AV-7F AMIC, A43L4616AV-7F Datasheet

Page 1

... Change Clock Frequency from 133MHz to 100MHz at CL=2 0.3 Remove the x8 configuration 0.4 Modify DC, AC spec. and add full page mode PRELIMINARY (May, 2010, Version 0. Bit X 4 Banks Synchronous DRAM A43L4616A Issue Date Remark April 18, 2008 Preliminary August 13, 2008 September 14, 2009 February 22, 2010 May 11, 2010 AMIC Technology, Corp. ...

Page 2

... CL=3, 100Mhz @ CL=2 General Description The A43L4616A is 268,435,456 bits synchronous high data rate Dynamic RAM organized 4,194,304 words by 16 bits, fabricated with AMIC’s high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are PRELIMINARY (May, 2010, Version 0 ...

Page 3

... Pin Configuration TSOP (II) A10/AP PRELIMINARY (May, 2010, Version 0.4) VDD VDDQ VSSQ VDDQ VSSQ VDD 14 15 LDQM CAS 18 RAS CS 19 BS0 20 BS1 VDD 27 2 A43L4616A 54 VSS VSSQ VDDQ VSSQ VDDQ VSS UDQM CKE 36 A12 35 A11 VSS AMIC Technology, Corp. ...

Page 4

... Notes: This figure shows the A43L4616A. PRELIMINARY (May, 2010, Version 0.4) Bank Select Latency & Burst Length Programming Register LCAS LCBR LWE Timing Register CKE CS RAS CAS 3 Data Input Register Column Decoder DQM LWCBR DQM WE AMIC Technology, Corp. A43L4616A LWE DQM DQi ...

Page 5

... Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when L(U)DQM active. LDQM corresponds Data inputs/outputs are multiplexed on the same pins. Power Supply: +3.3V ± 0.3V/Ground Provide isolated Power/Ground to DQs for improved noise immunity. 4 A43L4616A Description , UDQM corresponds AMIC Technology, Corp. 15 ...

Page 6

... Min Typ 3.0 3.3 V 2.0 VDD Min Typ 3 ° +70 ° C, -40 ° +85 ° C for industrial A Max Unit 3.6 V VDD+0 0 0.4 V μ μ See Figure 1 AMIC Technology, Corp. A43L4616A Max 3.5 3.5 5.5 Note Note 1 Note -2mA 2mA OL Note 3 Note 4 ...

Page 7

... Burst Length = 4 OL All bank Activated (min) CCD CCD (min CKE = 0.2V /V =VDDQ/VSSQ A43L4616A Value 0.1 + 0.01 0.1 + 0.01 Speed Unit -6 -7 -75 110 110 105 10ns 38 = ∞ 10ns 65 = ∞ 105 100 95 150 140 130 (min). CC (min). CC AMIC Technology, Corp. Unit μ F μ F Notes ...

Page 8

... TT 50Ω Z =50Ω OUTPUT O 30pF (Fig Output Load Circuit -7 -75 Min Max Min Max 7 7 5.4 5 5.4 6 2.5 2 2.5 2.5 2.5 - 2.5 - 2.5 - 2.5 - 1 5.4 5 5.4 6 *All AC parameters are measured from half to half. AMIC Technology, Corp. A43L4616A Unit Note 1 ...

Page 9

... Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. 2. Minimum delay is required to complete write. PRELIMINARY (May, 2010, Version 0.4) Version CAS Latency - 100 100 2 A43L4616A Unit Note - μ s 100 CLK 2 2 CLK 2 5 CLK 1 CLK 2 1 CLK 2 CLK AMIC Technology, Corp. ...

Page 10

... Hi-Z state after 2 CLK cycles. (Read DQM latency is 2) PRELIMINARY (May, 2010, Version 0.4) CKEn-1 CKEn CS RAS CAS Valid Don’t Care Logic High Logic Low) 9 A43L4616A DQM BS0 A10 A9~A0, WE BS1 /AP A11,A12 CODE Row Addr. L Column Addr Column Addr AMIC Technology, Corp. Notes 1 4,5 4 4,5 6 ...

Page 11

... Version 0.4) A11 A10/ RFU W.B.L TM (Note 2) CAS Latency Burst Type Latency Reserved Reserved Reserved Reserved Reserved Reserved CAS Latency BT Burst Length Type BT=0 Sequential Interleave Reserved Reserved Reserved Full Page AMIC Technology, Corp. A43L4616A Burst Length BT Reserved Reserved Reserved Reserved ...

Page 12

... Burst Sequence (Burst Length = 4) Initial address Burst Sequence (Burst Length = 8) Initial address PRELIMINARY (May, 2010, Version 0.4) Sequential Sequential A43L4616A Interleave Interleave AMIC Technology, Corp ...

Page 13

... SDRAM operation. Refer to table for specific codes for various burst length, addressing modes and CAS latencies. high disables the 12 A43L4616A CAS and CAS BS0 and BS1 in the same WE going low is the data written in the AMIC Technology, Corp and all WE , (The cycle as ...

Page 14

... The number of clock cycles required between different bank activation must be calculated similar to t The minimum time required for the bank to be active to initiate sensing and restoring the complete row of dynamic cells is determined by t (min) specification before a RAS precharge command to that active bank can be asserted ...

Page 15

... CKE and refresh during normal operation recommended to used burst 8192 auto refresh cycles immediately after exiting self refresh. 14 A43L4616A ” with clock cycle time and RAS , and CKE with high on CAS ” before the SDRAM reaches idle RC AMIC Technology, Corp. ...

Page 16

... DQM to Data-in Mask = 0CLK 2) Read Mask (BL=4) CLK RD CMD CKE DQM Q0 DQ(CL2) DQ(CL3) PRELIMINARY (May, 2010, Version 0.4) 2) Clock Suspended During Read (BL= Read Mask (BL=4) RD Hi-Z Hi-Z Q2 Hi-Z Hi Masked by CKE Suspended Dout Masked by CKE Hi Hi DQM to Data-out Mask = AMIC Technology, Corp. A43L4616A Q3 ...

Page 17

... Version 0.4) Note 1 QB0 QB1 QB2 QB3 QA0 QB0 QB1 QB2 QB3 DQ(CL2) DQ(CL3) CAS access; read, write and block write Write interrupted by Read (BL = CCD Note2 A B DA0 QB0 QB1 DA0 QB0 t CDL Note3 AMIC Technology, Corp. A43L4616A QB1 ...

Page 18

... Note : 1. To prevent bus contention, there should be at least one gap between data in and data out prevent bus contention, DQM should be issued which makes a least one gap between data in and data out. PRELIMINARY (May, 2010, Version Note Hi Hi Note 2 17 A43L4616A AMIC Technology, Corp. ...

Page 19

... The new read/write command of other active bank can be issued from this point. At burst read/write with auto precharge, PRELIMINARY (May, 2010, Version 0.4) Note 2 PRE Note PRE RDL PRE Note 1 Auto Precharge Starts Note 1 Auto Precharge Starts interrupt of the same/another bank is illegal. CAS 18 A43L4616A from this point. RP AMIC Technology, Corp. ...

Page 20

... MRS can be issued only when all banks are in precharged state. PRELIMINARY (May, 2010, Version 0.4) 2) Write Burst Stop (BL=8) CLK CMD PRE DQM Note 1 RDL 4) Read Burst Stop (BL=4) CLK CMD Note DQ(CL2 DQ(CL3) MRS ACT t 2CLK RP 19 A43L4616A WR STOP Note 2 BDL RD STOP AMIC Technology, Corp. ...

Page 21

... RC Before/After self refresh mode, burst auto refresh cycle (8K cycles ) is recommended. PRELIMINARY (May, 2010, Version 0.4) 2) Power Down (=Precharge Power Down) Exit t SS Internal A43L4616A CLK CKE t SS Note 2 CLK NOP ACT CMD Note 5 CMD CMD t RC AMIC Technology, Corp. ...

Page 22

... During read/write burst with auto precharge, RAS interrupt cannot be issued. Before the end of burst, new read/write stops read/write burst and starts new read/write burst or block write. During read/write burst with auto precharge, 21 A43L4616A interrupt can not be issued. CAS AMIC Technology, Corp. ...

Page 23

... CLOCK CKE High level is necessary RAS CAS ADDR BS0, BS1 A10/AP WE DQM High level is necessary High-Z DQ Precharge Auto Refresh (All Banks) PRELIMINARY (May, 2010, Version 0. Auto Refresh KEY Mode Regiser Set AMIC Technology, Corp. A43L4616A Row Active (A-Bank) : Don't care ...

Page 24

... SH ADDR *Note 2,3 *Note 2 BS0, BS1 BS BS *Note 3 A10/ DQM Read Row Active PRELIMINARY (May, 2010, Version 0. High CCD *Note 2,3 *Note 2 *Note 3 *Note SLZ SHZ Write Read *Note 4 *Note *Note Row Active Precharge AMIC Technology, Corp. A43L4616A Don't care ...

Page 25

... Enable auto precharge, precharge bank A at end of burst Enable auto precharge, precharge bank B at end of burst Enable auto precharge, precharge bank C at end of burst Enable auto precharge, precharge bank D at end of burst. BS1 BS0 Precharge 0 0 Bank Bank Bank Bank All Banks 24 A43L4616A Operation AMIC Technology, Corp. ...

Page 26

... Qa0 Qa1 Qa2 Qa3 *Note SHZ SAC Precharge Row Active (A-Bank) (A-Bank) from the clock. SHZ *(t + CAS latency- RCD SAC 25 A43L4616A Cb0 Rb Db0 Db1 Db2 Db3 t RDL Db0 Db1 Db2 Db3 t RDL Write (A-Bank) AMIC Technology, Corp. 19 Precharge (A-Bank) : Don't care ...

Page 27

... Qa0 Qa1 Qb0 Qb1 Qb2 Qa0 Qa1 Qb0 Qb1 Read (A-Bank) before Row precharge, will be written. RDL 26 A43L4616A *Note RDL t CDL *Note3 Dc0 Dc1 Dd0 Dd1 Dc0 Dc1 Dd0 Dd1 Write Write Precharge (A-Bank) (A-Bank) (A-Bank) AMIC Technology, Corp Don't care ...

Page 28

... Row Active (A-Bank) (B-Bank) (C-Bank) WE CAS RAS , and are high at the clock high going edge. 27 A43L4616A *Note 2 CDd QCc0 QCc1 QCc2 QDd0 QDd1 QDd2 QBb2 QCc0 QCc1 QCc2 QDd0 QDd1 QDd2 Read Precharge (D-Bank) (D-Bank) Precharge (C-Bank) : Don't care AMIC Technology, Corp ...

Page 29

... RDd RCc RDd DAa2 DAa3 DBb0 DBb1 DBb2 DBb3 t CDL Write Row Active (B-Bank) (D-Bank) Row Active (C-Bank) (C-Bank) 28 A43L4616A CCc CDd DCc0 DCc1 DDd0 DDd1 CDd2 t RDL *Note 1 Precharge Write (All Banks) (D-Bank) Write : Don't care AMIC Technology, Corp *Note 2 ...

Page 30

... QAa1 QAa2 QAa3 Precharge (A-Bank) Row Active (D-Bank CDb RBc CBc RBC t CDL *Note 1 DDb0 DDb1 DDb2 DDb3 DDb0 DDb1 DDb2 DDb3 Write Read (D-Bank) (B-Bank) Row Active (B-Bank) AMIC Technology, Corp. A43L4616A 18 19 QBc0 QBc1 QBc2 QBc0 QBc1 : Don't care ...

Page 31

... QAa2 QAa3 Auto Precharge Read with Start Point (A-Bank/CL=3) (A-Bank) Auto Precharge Start Point (A-Bank/CL= CBb DDb0 DDb1 DDb2 DDb3 DDb0 DDb1 DDb2 DDb3 Write with Auto Precharge (D-Bank) AMIC Technology, Corp. A43L4616A 18 19 Auto Precharge Start Point (D-Bank) : Don't care ...

Page 32

... Row Active Bank 0 * Note : DQM needed to prevent bus contention. PRELIMINARY (May, 2010, Version 0. Qa0 Qa1 Qa2 Qa3 t SHZ Read Clock Bank 0 Suspension Note 1 Qb0 Qb1 Dc0 Dc2 t SHZ Write DQM Read DQM Write Clock Bank 0 Suspension AMIC Technology, Corp. A43L4616A Don't care ...

Page 33

... Version 0. High CAb 1 QAa1 QAa2 QAa3 QAa4 QAa0 2 QAa0 QAa1 QAa2 QAa3 QAa4 Read Burst Stop (A-Bank) 32 A43L4616A QAb0 QAb1 QAb2 QAb3 QAb4 QAb5 QAb0 QAb1 QAb2 QAb3 QAb4 QAb5 Precharge (A-Bank) RAS interrupt. AMIC Technology, Corp Don't care ...

Page 34

... Input data after Row precharge cycle will be masked internally. 3. Burst stop is valid at every burst length. PRELIMINARY (May, 2010, Version 0. High CAb t BDL DAa1 DAa2 DAa3 DAa4 DAb0 Write Burst Stop (A-Bank) (=2CLK). RDL RDL * Note 2 DAb1 DAb2 DAb3 DAb4 DAb5 Precharge (A-Bank) AMIC Technology, Corp. A43L4616A Don't care ...

Page 35

... CKE should be set high at least “1CLK + t 3. Cannot violate minimum refresh specification. (64ms) PRELIMINARY (May, 2010, Version 0. Note Precharge Power-down Exit Row Active Active Active Power-down Power-down Exit Entry ” prior to Row active command A43L4616A SHZ Qa0 Qa1 Qa2 Read Precharge : Don't care AMIC Technology, Corp ...

Page 36

... If the system uses burst refresh. PRELIMINARY (May, 2010, Version 0. Note 4 * Note 3 Hi-Z Self Refresh Exit 35 A43L4616A min Note 6 * Note 5 * Note 7 Auto Refresh AMIC Technology, Corp Don't care ...

Page 37

... Minimum 2 clock cycles is required before new 3. Please refer to Mode Register Set table. PRELIMINARY (May, 2010, Version 0.4) Auto Refresh Cycle Auto Refresh WE activation at the same clock cycle with address key will set internal RAS activation. 36 A43L4616A High t RC Hi-Z New Command AMIC Technology, Corp Don't care ...

Page 38

... CA,A10/AP Term burst; Begin Write; Latch CA; Determine ILLEGAL L BA A10/AP Term Burst; Precharge timing for Writes ILLEGAL NOP(Continue Burst to End → Precharge NOP(Continue Burst to End → Precharge ILLEGAL H BA CA,A10/AP ILLEGAL L BA CA,A10/AP ILLEGAL X BA RA, PA ILLEGAL ILLEGAL 37 A43L4616A Action Note AMIC Technology, Corp. ...

Page 39

... ILLEGAL NOP → Idle after NOP → Idle after ILLEGAL ILLEGAL ILLEGAL NOP → Idle after 2 clocks NOP → Idle after 2 clocks ILLEGAL ILLEGAL ILLEGAL BS = Bank Address CA = Column Address 38 A43L4616A Action RCD RCD Auto Precharge PA = Precharge All AMIC Technology, Corp. Note ...

Page 40

... H RA Row (& Bank ) Active Enter Self Refresh OPCODE MRS NOP Refer to Operations in Table Begin Clock Suspend next cycle Exit Clock Suspend next cycle Maintain clock Suspend 39 A43L4616A Action Note RC RC (min) has to be elapse before issuing a RC AMIC Technology, Corp ...

Page 41

... MHz Package Type V: TSOP G: CSP Device Version* Mobile Function* I/O Width 08: 8 I/O 16: 16 I/O 32: 32 I/O Device Density 06: 1M 16: 2M 26: 4M 36: 8M 46: 16M 56: 32M 83: 256K Operating Vcc L: 3V~3.6V P: 2.3V~2.7V E: 1.7V~2.0V Device Type A43: AMIC SDRAM AMIC Technology, Corp. grade ...

Page 42

... Ordering Information Part No. Cycle Time (ns) A43L4616AV-6F A43L4616AV-6UF A43L4616AV-7F A43L4616AV-7UF A43L4616AV-7AF A43L4616AV-75F 7.5 A43L4616AV-75UF Note for industrial operating temperature range -40ºC to +85º for automotive operating temperature range -40ºC to +85ºC. PRELIMINARY (May, 2010, Version 0.4) Clock Frequency (MHz) 6 166 143 133 ...

Page 43

... D 22.12 22.22 E 11.56 11.76 E 10.06 10. 0.40 0.50 e 0.80 BSC θ 0° 0.71 REF does not include interlead mold protrusions A43L4616A Detail "A" θ Detail "A" Max 1.20 0.15 1.05 0.45 0.21 22.32 11.96 10.26 0.60 8° AMIC Technology, Corp. unit: mm ...