A43L4616 AMIC Technology, Corp., A43L4616 Datasheet
A43L4616
Available stocks
Related parts for A43L4616
A43L4616 Summary of contents
Page 1
... Document Title Bit X 4 Banks Synchronous DRAM Revision History Rev. No. History 0.0 Initial issue (September, 2004, Version 0. Bit X 4 Banks Synchronous DRAM A43L4616 Issue Date Remark September, 2004 AMIC Technology, Corp. ...
Page 2
... All inputs are sampled at the positive going edge of the system clock General Description The A43L4616 is 268,435,456 bits synchronous high data rate Dynamic RAM organized 4,194,304 words by 16 bits, fabricated with AMIC’s high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock ...
Page 3
... LRAS LRAS LCBR CLK (September, 2004, Version 0.0) Data Input Register Column Decoder Latency & Burst Length Programming Register LCAS LWE Timing Register CKE CS RAS CAS 2 DQM LWCBR DQM WE AMIC Technology, Corp. A43L4616 LWE DQM DQi ...
Page 4
... Makes data output Hi-Z, t SHZ after the clock and masks the output. Blocks data input when L(U)DQM active. Data inputs/outputs are multiplexed on the same pins. Power Supply: +3.3V ± 0.3V/Ground Provide isolated Power/Ground to DQs for improved noise immunity. 3 A43L4616 Description AMIC Technology, Corp. ...
Page 5
... Typ 3.0 3.3 V 2 Min Typ 2.5 CAS 2 0ºC to +70ºC ) Max Unit 3.6 V VDD+0 0 0.4 V µ µ See Figure 1 AMIC Technology, Corp. A43L4616 Max Unit 3.8 pF 3.8 pF 6.5 pF Note Note -2mA 2mA OL Note 2 Note 3 ...
Page 6
... CS ≥ V (min Input signals are changed one time during 30ns I = 0mA, Page Burst OL All bank Activated (min) CCD CCD ≥ (min CKE ≤ 0.2V 5 A43L4616 Value 0.1 + 0.01 0.1 + 0.01 Speed Unit - 15ns ∞ 15ns 60 mA 100 ...
Page 7
... Version 0.0) Value 2.4V/0. 1.4V tr/tf = 1ns/1ns 1.4V See Fig.2 3.3V V (DC) = 2.4V -2mA OH OH 1200Ω V (DC) = 0.4V 2mA OL OL 50pF CAS Latency 3 2 2,3 6 A43L4616 V =1.4V TT 50Ω OUTPUT Z =50Ω O 50pF (Fig Output Load Circuit -7 Unit Min Max 7 1000 ns 7 ...
Page 8
... Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. 2. Minimum delay is required to complete write. (September, 2004, Version 0.0) Version CAS Latency - 100 2 AMIC Technology, Corp. 7 A43L4616 Unit Note µ ...
Page 9
... X V Row Addr. L Column Addr Column Addr AMIC Technology, Corp. A43L4616 Notes 1 4 ...
Page 10
... Reserved CAS Latency BT Burst Length Type BT=0 Sequential Interleave Reserved Reserved Reserved 256(Full) AMIC Technology, Corp. A43L4616 A1 A0 Burst Length BT Reserved Reserved Reserved Reserved ...
Page 11
... Interleave AMIC Technology, Corp. A43L4616 ...
Page 12
... And the write burst length is programmed using A9. A7~A8, A11,A12, BS0 and BS1 must be set to low for normal SDRAM operation. Refer to table for specific codes for various burst length, addressing modes and CAS latencies. high disables the 11 A43L4616 CAS and CAS BS0 and BS1 ...
Page 13
... DQM RAS and A10/AP with valid BA (min) is satisfied from the bank RAS RP RP (max). Therefore, each bank has to be RAS (max) from the bank activate RAS AMIC Technology, Corp. A43L4616 , CAS and WE operation is ” is defined as the ” with clock cycle ...
Page 14
... If the system uses burst auto with high on CKE and refresh during normal operation recommended to used burst 8192 auto refresh cycles immediately after exiting self refresh. 13 A43L4616 ” with clock cycle time and RC CS RAS , , ...
Page 15
... DQM Q0 DQ(CL2) DQ(CL3) (September, 2004, Version 0.0) 2) Clock Suspended During Read (BL= Read Mask (BL= Hi-Z Hi-Z Q2 Hi-Z Hi Masked by CKE Suspended Dout Masked by CKE Hi Hi DQM to Data-out Mask = AMIC Technology, Corp. A43L4616 Q3 ...
Page 16
... Version 0.0) Note 1 QB0 QB1 QB2 QB3 QA0 QB0 QB1 QB2 QB3 DQ(CL2) DQ(CL3) access; read, write and block write. CAS 15 3) Write interrupted by Read (BL = CCD Note2 A B DA0 QB0 QB1 DA0 QB0 t CDL Note3 AMIC Technology, Corp. A43L4616 QB1 ...
Page 17
... To prevent bus contention, DQM should be issued which makes a least one gap between data in and data out. (September, 2004, Version Note Hi Hi Note AMIC Technology, Corp. A43L4616 ...
Page 18
... Version 0.0) Note 2 PRE Note PRE RDL PRE Note 1 Auto Precharge Starts Note 1 Auto Precharge Starts CAS interrupt of the same/another bank is illegal. 17 A43L4616 from this point. RP AMIC Technology, Corp. ...
Page 19
... Version 0.0) 2) Write Burst Stop (BL=8) CMD PRE DQM Note 1 RDL 4) Read Burst Stop (BL=4) CLK CMD Note DQ(CL2 DQ(CL3) MRS ACT t 2CLK RP 18 CLK BDL RD STOP AMIC Technology, Corp. A43L4616 STOP D4 D5 Note ...
Page 20
... Before/After self refresh mode, burst auto refresh cycle (8K cycles ) is recommended. (September, 2004, Version 0.0) 2) Power Down (=Precharge Power Down) Exit CLK CKE t SS Internal Note 2 CLK NOP ACT CMD Note 5 CMD CMD t RC AMIC Technology, Corp. A43L4616 ...
Page 21
... During read/write burst with auto precharge, RAS interrupt cannot be issued. Before the end of burst, new read/write stops read/write burst and starts new read/write burst or block write. During read/write burst with auto precharge, 20 A43L4616 CAS interrupt can not be issued. AMIC Technology, Corp. ...
Page 22
... BS0, BS1 A10/AP WE DQM High level is necessary High-Z DQ Precharge Auto Refresh (All Banks) (September, 2004, Version 0. Auto Refresh KEY Mode Regiser Set AMIC Technology, Corp. A43L4616 Row Active (A-Bank) : Don't care ...
Page 23
... SH *Note 2,3 *Note 2 *Note 3 *Note SLZ SHZ Read Write *Note 4 *Note *Note Row Active Precharge AMIC Technology, Corp. A43L4616 Don't care ...
Page 24
... Enable auto precharge, precharge bank B at end of burst Enable auto precharge, precharge bank C at end of burst Enable auto precharge, precharge bank D at end of burst. BS1 BS0 Precharge 0 0 Bank Bank Bank Bank All Banks 23 A43L4616 Operation AMIC Technology, Corp. ...
Page 25
... SHZ SAC Precharge Row Active (A-Bank) (A-Bank) from the clock. SHZ *(t + CAS latency- RCD SAC Cb0 Rb Db0 Db1 Db2 Db3 t RDL Db0 Db1 Db2 Db3 t RDL Write (A-Bank) AMIC Technology, Corp. A43L4616 19 Precharge (A-Bank) : Don't care ...
Page 26
... Qa1 Qb0 Qb1 Read (A-Bank) before Row precharge, will be written. RDL *Note RDL t CDL *Note3 Dc0 Dc1 Dd0 Dd1 Dc0 Dc1 Dd0 Dd1 Write Write Precharge (A-Bank) (A-Bank) (A-Bank) AMIC Technology, Corp. A43L4616 Don't care ...
Page 27
... RAS CAS , and are high at the clock high going edge *Note 2 CDd QCc0 QCc1 QCc2 QDd0 QDd1 QDd2 QBb2 QCc0 QCc1 QCc2 QDd0 QDd1 QDd2 Read Precharge (D-Bank) (D-Bank) Precharge (C-Bank) AMIC Technology, Corp. A43L4616 Don't care ...
Page 28
... DAa3 DBb0 DBb1 DBb2 DBb3 t CDL Write Row Active (B-Bank) (D-Bank) Row Active (C-Bank CCc CDd DCc0 DCc1 DDd0 DDd1 CDd2 t RDL *Note 1 Precharge Write (All Banks) (D-Bank) Write (C-Bank) AMIC Technology, Corp. A43L4616 18 19 *Note 2 : Don't care ...
Page 29
... Row Active (D-Bank CDb RBc CBc RBC t CDL *Note 1 DDb0 DDb1 DDb2 DDb3 DDb0 DDb1 DDb2 DDb3 Write Read (D-Bank) (B-Bank) Row Active (B-Bank) AMIC Technology, Corp. A43L4616 18 19 QBc0 QBc1 QBc2 QBc0 QBc1 : Don't care ...
Page 30
... Read with Start Point (A-Bank/CL=3) (A-Bank) Auto Precharge Start Point (A-Bank/CL= CBb DDb0 DDb1 DDb2 DDb3 DDb0 DDb1 DDb2 DDb3 Write with Auto Precharge (D-Bank) AMIC Technology, Corp. A43L4616 18 19 Auto Precharge Start Point (D-Bank) : Don't care ...
Page 31
... Note : DQM needed to prevent bus contention. (September, 2004, Version 0. Qa0 Qa1 Qa2 Qa3 t SHZ Read Clock Bank 0 Suspension Note 1 Qb0 Qb1 Dc0 Dc2 t SHZ Write DQM Read DQM Write Clock Bank 0 Suspension AMIC Technology, Corp. A43L4616 Don't care ...
Page 32
... QAa0 QAa1 QAa2 QAa3 QAa4 2 QAa0 QAa1 QAa2 QAa3 QAa4 Read Burst Stop (A-Bank QAb0 QAb1 QAb2 QAb3 QAb4 QAb5 QAb0 QAb1 QAb2 QAb3 Precharge (A-Bank) RAS interrupt. AMIC Technology, Corp. A43L4616 QAb4 QAb5 : Don't care ...
Page 33
... Burst stop is valid at every burst length. (September, 2004, Version 0. High CAb t BDL DAa1 DAa2 DAa3 DAa4 DAb0 Write Burst Stop (A-Bank) (=2CLK). RDL RDL * Note 2 DAb1 DAb2 DAb3 DAb4 DAb5 Precharge AMIC Technology, Corp. A43L4616 18 19 (A-Bank) : Don't care ...
Page 34
... Note Precharge Power-down Exit Row Active Active Active Power-down Power-down Exit Entry ” prior to Row active command SHZ Qa0 Qa1 Qa2 Read Precharge AMIC Technology, Corp. A43L4616 Don't care ...
Page 35
... If the system uses burst refresh. (September, 2004, Version 0. Note 4 * Note 3 Hi-Z Self Refresh Exit min Note 6 * Note 5 * Note 7 Auto Refresh AMIC Technology, Corp. A43L4616 Don't care ...
Page 36
... Please refer to Mode Register Set table. (September, 2004, Version 0.0) Auto Refresh Cycle Auto Refresh WE activation at the same clock cycle with address key will set internal RAS activation High t RC Hi-Z AMIC Technology, Corp. A43L4616 9 10 New Command : Don't care ...
Page 37
... ILLEGAL NOP(Continue Burst to End → Precharge NOP(Continue Burst to End → Precharge ILLEGAL H BA CA,A10/AP ILLEGAL L BA CA,A10/AP ILLEGAL X BA RA, PA ILLEGAL ILLEGAL 36 A43L4616 Action Note AMIC Technology, Corp ...
Page 38
... NOP → Idle after 2 clocks NOP → Idle after 2 clocks ILLEGAL ILLEGAL ILLEGAL BS = Bank Address CA = Column Address 37 A43L4616 Action RCD RCD Auto Precharge PA = Precharge All AMIC Technology, Corp. Note ...
Page 39
... X X Refer to Operations in Table Begin Clock Suspend next cycle Exit Clock Suspend next cycle Maintain clock Suspend 38 A43L4616 Action Note RC RC (min) has to be elapse before issuing a RC AMIC Technology, Corp ...
Page 40
... Ordering Information Part No. Cycle Time (ns) A43L4616V-7 (September, 2004, Version 0.0) Clock Frequency (MHz) 7 143 A43L4616 Access Time Package 5 TSOP (II) AMIC Technology, Corp. ...
Page 41
... L 0.031 REF 1 R 0.005 - - 1 R 0.005 - 0.010 2 θ 0° - 8° 40 unit: inches/mm Detail "A" R1 0.21 REF R2 θ Detail "A" Dimensions in mm Min Nom Max - - 1.20 0.05 - 0.15 0.95 1.00 1.05 0.30 - 0.45 0.12 - 0.21 22.22 BSC 0.71 REF 11.76 BSC 10.16 BSC 0.80 BSC 0.40 0.50 0.60 0.80 REF 0. 0.12 - 0.25 0° - 8° AMIC Technology, Corp. A43L4616 0.665 REF ...