XC3190A-4PQ160C Xilinx Inc, XC3190A-4PQ160C Datasheet - Page 61
![no-image](/images/no-image-200.jpg)
XC3190A-4PQ160C
Manufacturer Part Number
XC3190A-4PQ160C
Description
FPGA XC3100A Family 6K Gates 320 Cells 227MHz CMOS Technology 5V 160-Pin PQFP
Manufacturer
Xilinx Inc
Datasheet
1.XC3190A-4PQ160C.pdf
(76 pages)
Specifications of XC3190A-4PQ160C
Package
160PQFP
Family Name
XC3100A
Device Logic Units
320
Device System Gates
6000
Number Of Registers
928
Maximum Internal Frequency
227 MHz
Typical Operating Supply Voltage
5 V
Maximum Number Of User I/os
138
Ram Bits
64160
Re-programmability Support
Yes
Case
QFP160
Dc
98+
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
XC3100L IOB Switching Characteristics Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark
timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more
detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used
in the simulator.
Notes:
November 9, 1998 (Version 3.1)
Propagation Delays (Input)
Set-up Time (Input)
Propagation Delays (Output)
Set-up and Hold Times (Output)
Clock
Global Reset Delays
Pad to Direct In (I)
Pad to Registered In (Q) with latch (XC3100L)
Clock (IK) to Registered In (Q)
Pad to Clock (IK) set-up time
Clock (OK) to Pad
same
Output (O) to Pad
same
3-state to Pad begin hi-Z
same
3-state to Pad active and valid (fast)(XC3100L)
same
Output (O) to clock (OK) set-up time (XC3100L)
Output (O) to clock (OK) hold time
Clock High time
Clock Low time
Export Control Maximum flip-flop toggle rate
RESET Pad to Registered In (Q)
RESET Pad to output pad
1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). Typical slew rate limited output
2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal
3. Input pad set-up time is specified with respect to the internal clock (IK). In order to calculate system set-up time, subtract
rise/fall times are approximately four times longer.
pull-up resistor or alternatively configured as a driven output or driven from an external source.
clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (IK) is
negative. This means that pad level changes immediately before the internal clock edge (IK) will not be recognized.
transparent
R
Description
(slew-rate limited)(XC3100L)
XC3142L
XC3190L
(fast)
(slew rate limited)
(fast)
(fast)
(slew-rate limited)
(slew -rate limited)
(XC3142L)
(XC3190L)
(fast)
(slew-rate limited)
XC3000 Series Field Programmable Gate Arrays
10
10
11
12
13
15
15
3
4
1
7
7
9
9
8
8
5
6
Speed Grade
Symbol
T
OKPO
T
T
T
T
T
T
T
T
T
T
F
T
T
T
T
T
T
T
TSON
TSON
TSHZ
TSHZ
PICK
PO
OOK
OKO
TOG
RPO
RPO
PTG
OPF
OPF
IKRI
PID
IOH
RRI
IOL
T
OK
Min
270
9.5
9.9
4.0
1.6
1.6
0
-3
Max
11.0
10.0
15.0
16.0
21.0
17.0
23.0
2.2
2.2
4.4
3.3
9.0
5.5
5.5
9.0
Advance
Min
325
9.0
9.4
3.6
1.3
1.3
0
-2
Max
11.0
14.2
16.0
21.0
17.0
23.0
2.0
1.9
4.0
9.7
3.0
8.7
5.0
5.0
8.5
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
7-63
7