XC5204-3PQ160C Xilinx Inc, XC5204-3PQ160C Datasheet - Page 7

• Manufacturer Part Number: XC5204-3PQ160C
• Description: FPGA XC5200 Family 6K Gates 480 Cells 83MHz 0.5um (CMOS) Technology 5V 160-Pin PQFP
• Manufacturer: Xilinx Inc

Specifications of XC5204-3PQ160C

• Package: 160PQFP
• Family Name: XC5200
• Device Logic Units: 120
• Device System Gates: 6000
• Number Of Registers: 480
• Maximum Internal Frequency: 83 MHz
• Typical Operating Supply Voltage: 5 V
• Maximum Number Of User I/os: 124
• Re-programmability Support: Yes

tomized RPMs, freeing the designer from the need to
become an expert on architectures.
Figure 7: XC5200 CY_MUX Used for Decoder Cascade
Logic
Cascade Function
Each CY_MUX can be connected to the CY_MUX in the
adjacent LC to provide cascadable decode logic.
illustrates how the 4-input function generators can be con-
figured to take advantage of these four cascaded
CY_MUXes. Note that AND and OR cascading are specific
cases of a general decode. In AND cascading all bits are
decoded equal to logic one, while in OR cascading all bits
are decoded equal to logic zero. The flexibility of the LUT
achieves this result. The XC5200 library contains gate
macros designed to take advantage of this function.
CLB Flip-Flops and Latches
The CLB can pass the combinatorial output(s) to the inter-
connect network, but can also store the combinatorial
November 5, 1998 (Version 5.2)
A15
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
DI
DI
DI
DI
F4
F3
F2
F1
F4
F3
F2
F1
F4
F3
F2
F1
F4
F3
F2
F1
F=0
AND
AND
AND
AND
R
CI
cascade out
CY_MUX
CO
Initialization of
carry chain (One Logic Cell)
cascade in
CY_MUX
CY_MUX
CY_MUX
CY_MUX
Product Obsolete or Under Obsolescence
CE
CK
CLR
D
D
D
D
FD
FD
FD
FD
LC2
LC1
LC0
LC3
DO
DO
DO
DO
Q
Q
X
Q
X
X
X
Q
Figure 7
X5708
out
XC5200 Series Field Programmable Gate Arrays
Table 3: CLB Storage Element Functionality
(active rising edge is shown)
Data Inputs and Outputs
The source of a storage element data input is programma-
ble. It is driven by the function F, or by the Direct In (DI)
block input. The flip-flops or latches drive the Q CLB out-
puts.
Four fast feed-through paths from DI to DO are available,
as shown in
the automated router to repower internal signals. In addi-
tion to the storage element (Q) and direct (DO) outputs,
there is a combinatorial output (X) that is always sourced
by the Lookup Table.
The four edge-triggered D-type flip-flops or level-sensitive
latches have common clock (CK) and clock enable (CE)
inputs. Any of the clock inputs can also be permanently
enabled. Storage element functionality is described in
Table
Clock Input
The flip-flops can be triggered on either the rising or falling
clock edge. The clock pin is shared by all four storage ele-
ments with individual polarity control. Any inverter placed
on the clock input is automatically absorbed into the CLB.
Clock Enable
The clock enable signal (CE) is active High. The CE pin is
shared by the four storage elements. If left unconnected
for any, the clock enable for that storage element defaults
to the active state. CE is not invertible within the CLB.
Clear
An asynchronous storage element input (CLR) can be used
to reset all four flip-flops or latches in the CLB. This input
results or other incoming data in flip-flops, and connect
their outputs to the interconnect network as well. The CLB
storage elements can also be configured as latches.
Legend:
Power-Up or
Flip-Flop
Latch
Mode
Both
GR
__/
3.
0*
1*
X
Figure
Don’t care
Rising edge
Input is Low or unconnected (default value)
Input is High or unconnected (default value)
__/
CK
X
X
X
0
1
0
4. This bypass is sometimes used by
1*
1*
1*
CE
X
X
X
0
CLR
0*
0*
0*
0*
0*
X
1
D
D
X
X
X
X
X
D
D
Q
Q
D
Q
0
0
Q
7-89
7