CS5102A-JL Cirrus Logic Inc, CS5102A-JL Datasheet - Page 19

no-image

CS5102A-JL

Manufacturer Part Number
CS5102A-JL
Description
ADC Single SAR 20KSPS 16-Bit Serial 28-Pin PLCC
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CS5102A-JL

Package
28PLCC
Resolution
16 Bit
Sampling Rate
20 KSPS
Architecture
SAR
Number Of Adcs
1
Number Of Analog Inputs
2
Digital Interface Type
Serial
Input Type
Voltage
Signal To Noise Ratio
90(Typ) dB
Polarity Of Input Voltage
Unipolar|Bipolar

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS5102A-JL
Manufacturer:
TCS
Quantity:
5 510
Part Number:
CS5102A-JL
Manufacturer:
CRYSTAL
Quantity:
175
Part Number:
CS5102A-JLZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS5102A-JLZ
Manufacturer:
CRYSTAL
Quantity:
20 000
calibration cycle on the CS5102A takes
2,882,040 master clock cycles to complete (ap-
proximately 1.8 seconds with a 1.6 MHz master
clock). The CS5101A’s and CS5102A’s STBY
output remains low throughout the calibration se-
quence, and a rising transition indicates the
device is ready for normal operation. While cali-
brating, the CS5101A and CS5102A will ignore
changes on the HOLD input.
To perform the reset function, a simple power-on
reset circuit can be built using a resistor and ca-
pacitor as shown in Figure 8. The resistor should
DS45F2
S/(N+D) performance.
* For best dynamic
Sources
Analog
Voltage Reference
Mode Control
+5VA
-5VA
VD+
50
50
1 nF
1 nF
+
*
*
4.7 F
Figure 7. CS5101A/CS5102A System Connection Diagram
0.1 F
NPO
NPO
+
18
27
17
16
20
22
19
24
21
4.7 F
OUTMOD
SCKMOD
CODE
VREF
AGND
AIN1
AIN2
REFBUF
0.1 F
BP/UP
VA+
VA-
25
CS5101A
CS5102A
23
0.1 F
OR
10
10
26
TST
VD+
VD-
SSH/SDL
CRS/FIN
7
1
0.1 F
SDATA
SLEEP
CLKIN
DGND
XOUT
CH1/2
HOLD
STBY
SCLK
TRK1
TRK2
RST
be less than or equal to 10 k . The system power
supplies, voltage reference, and clock should all
be established prior RST rising.
Single-Channel Operation
The CS5101A and CS5102A can alternatively be
used to sample one channel by tying the CH1/2
input high or low. The unused AIN pin should be
tied to the analog input signal or to AGND. (If
operating in free run mode, AIN1 and AIN2 must
0.1 F
+
28
13
10
12
11
14
15
4
3
2
5
8
9
6
XTAL
1 F
+
1 F
Unused Logic inputs should
be tied to VD+ or DGND.
Interface
Control
Logic
Data
10 M
CS5101A CS5102A
C1
PDT, RBT,
SSC
PDT, RBT,
SSC
C2 = C1
CS5101A
CS5102A
CLOCK
EXT
XTAL & C1 Table
FRN
FRN
8.192 MHz
8.0 MHz
1.6 MHz
1.6 MHz
2.0 MHz
XTAL
or
C1, C2
10 pF
10 pF
30 pF
30 pF
19

Related parts for CS5102A-JL