AD9101AR Analog Devices Inc, AD9101AR Datasheet - Page 7

no-image

AD9101AR

Manufacturer Part Number
AD9101AR
Description
Sample and Hold 1-CH 0.016us 20-Pin SOIC W
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9101AR

Package
20SOIC W
Acquisition Time
0.016 us
Number Of S/h
1
Operating Supply Voltage
-5.2/5 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9101AR
Manufacturer:
AD
Quantity:
5 510
Part Number:
AD9101AR
Manufacturer:
PHILIPS
Quantity:
5 510
Part Number:
AD9101AR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9101ARZ
Manufacturer:
IXYS
Quantity:
101
Part Number:
AD9101ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
provides a good example. It operates on a single negative supply
with the input range from 0 V to –2 V. By connecting Pins 1
and 2 (RTN) to a +0.33 V level, rather than its usual ground
connection, a bipolar 0.25 V input is shifted to 0 V to –2 V at
the AD9101’s output (see Figure 3 in the Applications section.)
APPLICATIONS
Because of its rapid acquisition and low distortion, the AD9101
is useful in a wide range of signal processing.
Choosing Between the AD9100 and AD9101
The first obvious difference between the AD9100 and AD9101
is sample rate. Simplistically, any high resolution system (12–16
bits) operating below 25 MSPS will use the AD9100 and 8–12
bit systems operating above 25 MSPS will use the AD9101.
There are, however, some subtle characteristics of these high
performance track-and-hold amplifiers that create some excep-
tions to these guidelines. The typical curve entitled “Dynamic
Range vs. Analog Frequency” should be considered when
choosing between these two high performance track-and-holds.
When speed is critical, the AD9101 should receive strong con-
sideration, even in high resolution systems. Using a reduced sig-
nal amplitude through the AD9100 greatly reduces slew limiting
effects and should also be considered when converting high fre-
quency (up to 70 MHz) analog signals with encode rates below
25 MSPS.
Sampler for Flash ADC
Flash ADCs typically suffer degradation of dynamic range as
signal frequency increases. The AD9101 was designed specifi-
cally for the purpose of boosting this performance and allowing
users to obtain maximum performance with flash ADCs. Figure
3 shows the block diagram and timing relationship for an 8-bit,
125 MSPS converter.
Figure 4 contrasts performance of the flash converter alone vs.
the circuit of Figure 3.
Figures 5 and 6 show the block diagrams and dynamic range
improvement when the AD9101 is used ahead of an 10-bit, 75
MSPS flash converter. The AD9630 is not required if the input
frequency is limited to 40 MHz.
REV. 0
1k
+5V
CLOCK 2
(AD9002)
CLOCK 1
(AD9101)
1.6 ns
Figure 3. AD9101 with 8-Bit, 125 MSPS Flash
3k
1k
TRACK
3.6 ns
+
HOLD
3.5 ns
AC
0.33V
HOLD
4.4 ns
TRACK
4.5 ns
0.1µF
CLOCK 1
AD9101
TRACK
3.6 ns
RTN
3.5 ns
HOLD
HOLD
40
44 ns
TRACK
4.5 ns
CLOCK 2
TRACK
AD9002
3.6 ns
HOLD
3.5 ns
–7–
Figure 6. AD9060 Dynamic Performance With and With-
out AD9101
Figure 4. AD9002 Dynamic Range With and Without
AD9101
CLOCK 1
CLOCK 2
2.5 ns
Figure 5. AD9101 with 10-Bit, 75 MSPS ADC
–70
–65
–60
–55
–50
–45
–40
–35
–30
–70
–65
–60
–55
–50
–45
–40
–35
–30
AD9101
CLOCK 1
1
1
WITH AD9101
WITH AD9101
ENCODE = 125 MSPS
ENCODE = 60 MSPS
"TRACK"
8.5 ns
"HOLD"
8.25 ns
WITH AD9101
"HOLD"
8 ns
"TRACK"
AD9630
8.25 ns
"TRACK"
MHz
MHz
10
8.5 ns
10
"HOLD"
8.25 ns
27
"HOLD"
WORST HARMONIC
SNR W/HARMONICS
"TRACK"
8 ns
8.25 ns
WITH AD9101
WORST
HARMONIC
SNR W/
HARMONICS
AD9101
AD9060
"TRACK"
CLOCK 2
8.5 ns
"HOLD"
8.25 ns
100
100

Related parts for AD9101AR