P80C552IBA/08,518 NXP Semiconductors, P80C552IBA/08,518 Datasheet - Page 15
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
P80C552IBA/08,518
Manufacturer Part Number
P80C552IBA/08,518
Description
IC 80C51 MCU 8BIT ROMLESS 68PLCC
Manufacturer
NXP Semiconductors
Series
80Cr
Datasheet
1.P80C552EBA08512.pdf
(23 pages)
Specifications of P80C552IBA/08,518
Core Processor
8051
Core Size
8-Bit
Speed
24MHz
Connectivity
EBI/EMI, I²C, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
40
Program Memory Size
-
Program Memory Type
ROMless
Eeprom Size
-
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
68-LCC (J-Lead)
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
P80C552IBA/08,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
1. At 100 kbit/s. At other bit rates this value is inversely proportional to the bit-rate of 100 kbit/s.
2. Determined by the external bus-line capacitance and the external bus-line pull-resistor, this must be < 1 s.
3. Spikes on the SDA and SCL lines with a duration of less than 3 t
4. t
Philips Semiconductors
AC ELECTRICAL CHARACTERISTICS (Continued)
NOTES:
2002 Sep 03
I
t
t
t
t
t
t
t
t
t
t
t
t
t
t
SYMBOL
2
HD;STA
LOW
HIGH
RC
FC
SU;DAT1
SU;DAT2
SU;DAT3
HD;DAT
SU;STA
SU;STO
BUF
RD
FD
Single-chip 8-bit microcontroller with 10-bit A/D,
capture/compare timer, high-speed outputs, PWM
C Interface (Refer to Figure 9)
SCL = 400 pF.
interface meets the I
CLCL
= 1/f
OSC
START condition hold time
SCL low time
SCL high time
SCL rise time
SCL fall time
Data set-up time
SDA set-up time (before rep. START cond.)
SDA set-up time (before STOP cond.)
Data hold time
Repeated START set-up time
STOP condition set-up time
Bus free time
SDA rise time
SDA fall time
= one oscillator clock period at pin XTAL1. For 62 ns, 42 ns < t
2
C-bus specification for bit-rates up to 100 kbit/s.
PARAMETER
CLCL
15
will be filtered out. Maximum capacitance on bus-lines SDA and
CLCL
INPUT
14 t
16 t
14 t
14 t
14 t
14 t
< 285 ns (16 MHz, 24 MHz > f
0.3 s
250ns
250ns
250ns
0.3 s
1 s
1 s
0ns
CLCL
CLCL
CLCL
CLCL
CLCL
CLCL
80C552/83C552
OSC
> 20 t
> 8 t
> 4.0 s
> 4.7 s
> 4.0 s
< 0.3 s
> 4.7 s
> 4.0 s
> 4.7 s
< 0.3 s
OUTPUT
> 8 t
> 3.5 MHz) the SI01
> 1 s
CLCL
CLCL
–
–
CLCL
2
2
– t
– t
1
1
1
3
1
1
1
3
1
FC
RD
Product data