ISL8200MEVAL1PHZ Intersil, ISL8200MEVAL1PHZ Datasheet - Page 19

• Manufacturer Part Number: ISL8200MEVAL1PHZ
• Description: EVAL BAORD FOR ISL8200
• Manufacturer: Intersil
• Series: -r

Specifications of ISL8200MEVAL1PHZ

• Main Purpose: DC/DC, Step Down
• Outputs And Type: 1, Non-Isolated
• Power - Output: -
• Voltage - Output: 0.6 ~ 6 V
• Current - Output: 10A
• Voltage - Input: 3 ~ 20 V
• Regulator Topology: Buck
• Frequency - Switching: 700kHz ~ 1.5MHz
• Board Type: Fully Populated
• Utilized Ic / Part: ISL8200
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

FIGURE 29. POWER LOSS vs LOAD CURRENT (5V
Thermal Considerations
Experimental power loss curves along with θ
thermal modeling analysis can be used to evaluate the
thermal consideration for the module. The derating
curves are derived from the maximum power allowed
while maintaining the temperature below the maximum
junction temperature of +125°C. In actual application,
other heat sources and design margin should be
considered.
Package Description
The structure of ISL8200M belongs to the Quad Flat-
pack No-lead package (QFN). This kind of package has
advantages, such as good thermal and electrical
conductivity, low weight and small size. The QFN
package is applicable for surface mounting technology
and is being more readily used in the industry. The
ISL8200M contains several types of devices, including
resistors, capacitors, inductors and control ICs. The
ISL8200M is a copper lead-frame based package with
exposed copper thermal pads, which have good
electrical and thermal conductivity. The copper lead
frame and multi component assembly is overmolded
with polymer mold compound to protect these devices.
FIGURE 31. POWER LOSS vs LOAD CURRENT (12V
5.0
4.5
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
0.0
0
0
0.8V
2
1.5V
2
0.8V
LOAD CURRENT (A)
LOAD CURRENT (A)
2.5V
4
4
19
1.5V
3.3V
5.0V
3.3V
6
6
8
8
JA
from
IN
ISL8200M
10
10
IN
)
)
The package outline and typical PCB layout pattern
design and typical stencil pattern design are shown in the
package outline drawing L23.15x15 on page 22. The
module has a small size of 15mm x 15mm x 2.2mm.
Figure 33 shows typical reflow profile parameters. These
guidelines are general design rules. Users could modify
parameters according to their application.
PCB Layout Pattern Design
The bottom of ISL8200M is a lead-frame footprint, which
is attached to the PCB by surface mounting process. The
PCB layout pattern is shown in the Package Outline
Drawing L23.15x15 on page 22. The PCB layout pattern
is essentially 1:1 with the QFN exposed pad and I/O
termination dimensions, except for the PCB lands being a
slightly extended distance of 0.2mm (0.4mm max)
longer than the QFN terminations, which allows for solder
filleting around the periphery of the package. This
ensures a more complete and inspectable solder joint.
The thermal lands on the PCB layout should match 1:1
with the package exposed die pads.
12
10
12
10
8
6
4
2
0
8
6
4
2
0
60
60
FIGURE 32. DERATING CURVE (12V
FIGURE 30. DERATING CURVE (5V
5.0V
3.3V
70
70
AMBIENT TEMPERATURE (°C)
AMBIENT TEMPERATURE (°C)
2.5V
1.5V
3.3V
80
80
0.8V
1.5V
90
90
0.8V
February 26, 2010
100
100
IN
IN
)
)
FN6727.1
110
110