M25P16-VMN6P Micron Technology Inc, M25P16-VMN6P Datasheet - Page 36

• Manufacturer Part Number: M25P16-VMN6P
• Manufacturer: Micron Technology Inc

Specifications of M25P16-VMN6P

• Cell Type: NOR
• Density: 16Mb
• Access Time (max): 8ns
• Interface Type: Serial (SPI)
• Boot Type: Not Required
• Address Bus: 1b
• Operating Supply Voltage (typ): 3.3V
• Operating Temp Range: -40C to 85C
• Package Type: SOIC N
• Program/erase Volt (typ): 2.7 to 3.6V
• Sync/async: Synchronous
• Operating Temperature Classification: Industrial
• Operating Supply Voltage (min): 2.7V
• Operating Supply Voltage (max): 3.6V
• Word Size: 8b
• Number Of Words: 2M
• Supply Current: 12mA
• Mounting: Surface Mount
• Pin Count: 8
• Lead Free Status / Rohs Status: Compliant

7
36/56
Power-up and power-down
At power-up and power-down, the device must not be selected (that is Chip Select (S) must
follow the voltage applied on V
l
l
A safe configuration is provided in
To avoid data corruption and inadvertent write operations during power-up, a Power On
Reset (POR) circuit is included. The logic inside the device is held reset while V
than the Power On Reset (POR) threshold voltage, V
the device does not respond to any instruction.
Moreover, the device ignores all Write Enable (WREN), Page Program (PP), Sector Erase
(SE), Bulk Erase (BE) and Write Status Register (WRSR) instructions until a time delay of
t
correct operation of the device is not guaranteed if, by this time, V
No Write Status Register, Program or Erase instructions should be sent until the later of:
l
l
These values are specified in
If the delay, t
selected for READ instructions even if the t
At power-up, the device is in the following state:
l
l
l
Normal precautions must be taken for supply rail decoupling, to stabilize the V
Each device in a system should have the V
the package pins (generally, this capacitor is of the order of 100 nF).
At power-down, when V
(POR) threshold voltage, V
to any instruction (the designer needs to be aware that if a power-down occurs while a
Write, Program or Erase cycle is in progress, some data corruption can result).
PUW
V
V
t
t
The device is in the Standby mode (not the Deep Power-down mode)
The Write Enable Latch (WEL) bit is reset
The Write In Progress (WIP) bit is reset.
PUW
VSL
has elapsed after the moment that V
CC
SS
(min) at power-up, and then for a further delay of t
at power-down
after V
after V
VSL
CC
, has elapsed, after V
CC
passed the V
passed the V
CC
WI
drops from the operating voltage, to below the Power On Reset
, all operations are disabled and the device does not respond
Table
CC
CC
) until V
WI
Section 3: SPI
(min) level.
8.
threshold
CC
has risen above V
CC
CC
CC
PUW
reaches the correct value:
rises above the V
rail decoupled by a suitable capacitor close to
delay is not yet fully elapsed.
modes.
WI
– all operations are disabled, and
VSL
CC
(min), the device can be
WI
CC
threshold. However, the
is still below V
CC
CC
supply.
CC
is less
(min).