SI3232-KQ Silicon Laboratories Inc, SI3232-KQ Datasheet - Page 124

IC SLIC PROG DUAL-CH 64TQFP

SI3232-KQ

Manufacturer Part Number
SI3232-KQ
Description
IC SLIC PROG DUAL-CH 64TQFP
Manufacturer
Silicon Laboratories Inc
Datasheets

Specifications of SI3232-KQ

Package / Case
*
Function
Subscriber Line Interface Concept (SLIC)
Interface
ISDN
Number Of Circuits
2
Voltage - Supply
3.13 V ~ 3.47 V
Current - Supply
28mA
Power (watts)
280mW
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Product
SLIC
Supply Voltage (min)
3.13 V
Supply Current
28 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Number Of Channels
2
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI3232-KQ
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Si3232
Document Change List
Revision 0.9 to Revision 0.95
!
!
!
!
!
!
!
!
!
!
!
!
!
!
124
Table 1 on page 4
"
"
1 W
"
Table 3 on page 6
"
"
Table 6 on page 11
"
Table 7 on page 11
"
Table 11 on page 14
"
Tolerance
"
"
"
"Linefeed Calibration" on page 25
"
"
"Power Monitoring and Power Fault Detection" on
page 26
"
"
"
using Si3200
"
"
"
Table 16 on page 28
"
"
"
"Loop Closure Detection" on page 32
"
"Ground Key Detection" on page 33
"
"Automatic Dual Battery Switching" on page 28
"
Figure 15 on page 34
"
names
Table 21 on page 36
"
"Ringing Generation" on page 35
"
coefficients
Changed Si3200 thermal impedance to 55°C/W
Changed Si3200 continuous power dissipation limit to
Modified Note 3
Added notes 2 and 3
Modified values for IVDD1-IVDD4 and IVBAT
Modified Monitor ADC specifications
Eliminated reference to VBAT, VTIP, and VRING in note
Changed FSYNC Jitter Tolerance to PCLK Period Jitter
Changed minimum FSYNC pulse width spec to tP/2
Table 13 on page 23
Corrected mnemonic of RLYCON register
Modified calibration sequence
Modified operating state requirement to OPEN state
Eliminated reference to Si3200 on-chip thermal diode
Corrected transistor power equations
Added note requiring connection of THERM pin when
Modified equation for PLPFxx
Modified PTHxx and PLPFxx examples
Added value for τ
Added PTH12 range and resolution for Si3200 mode
Modified PSUM range and resolution
Modified bit range for PLPF12-PLPF56
Modified equation for LCRLPF
Modified equation for LONGLPF
Modified equation for BATLPF
Modified circuit schematic and battery supply terminal
Added SPEEDUPR register
Corrected equation results for sinusoidal ringing
thermal
for Si3200
Preliminary Rev. 0.95
!
!
!
!
!
!
!
!
!
!
!
!
!
!
"
description
"
"
"
Figure 22 on page 42
"
"Two-Wire Impedance Synthesis" on page 44
"
reset
"System Clock Generation" on page 47
"
FSYNC to be low at powerup
Figure 28 on page 51
"
"8-Bit Control Register Summary
"
SBIAS register
"ID: Chip Identification (Register Address 0)" on
page 65
"
"RAMSTAT: RAM Address Status (Register Address
4)" on page 81
"
"RINGCON: Ringing Configuration (Register
Address 23)" on page 82
"
"
"RLYCON: Relay Driver and Battery Switching
Configuration (Register Address 5)" on page 84
"
"SBIAS: SLIC Bias Control (Register Address 8)" on
page 85
"
BIASEN bits
"THERM: Si3200 Thermometer (Register Address
72)" on page 86
Reversed bit definition for SEL bit
"
"16-Bit RAM Address Summary
"
PLPF56 RAM addresses
"
"
RTPER RAM addresses
"PQ1DH: Q1 Calculated Power (RAM Address 44)"
on page 103
"
Added “Internal Unbalanced Ringing” functional
Corrected equations for trapezoidal ringing
Corrected equation for RINGOF
Corrected equations for ringing current consumption
Modified figure to show absolute TIP, RING voltages
Removed reference to 600 W initial setting following
Added note describing requirement for PCLK and
Added SPI clock line to diagram
Added STDBY, SQLCH, CAPB, and BIASEN bits to
Added Revision F reference
Reversed bit definition for RAMSTAT bit
Reversed bit definitions for TAEN and TIEN bits
Added text to description of UNBPOLR bit
Added text to description of BSEL bit
Added descriptions for ATBY, SQLCH, CAPB, and
Modified text describing SEL bit
Corrected mnemonics for PLPF12, PLPF34, and
Added SPEEDUPR RAM address
Modified example settings for RTACDB, RTDCDB, and
Added range and LSB size
1
" on page 88
1,2
" on page 58

Related parts for SI3232-KQ