SC16C852VIET,157 NXP Semiconductors, SC16C852VIET,157 Datasheet - Page 38
![IC UART DUAL W/FIFO 36TFBGA](/photos/6/98/69857/36-tfbga_sot912-1_pkg_sml.jpg)
SC16C852VIET,157
Manufacturer Part Number
SC16C852VIET,157
Description
IC UART DUAL W/FIFO 36TFBGA
Manufacturer
NXP Semiconductors
Datasheet
1.SC16C852VIBS557.pdf
(55 pages)
Specifications of SC16C852VIET,157
Features
Programmable
Number Of Channels
2, DUART
Fifo's
128 Byte
Protocol
RS485
Voltage - Supply
1.8V
With Auto Flow Control
Yes
With Irda Encoder/decoder
Yes
With False Start Bit Detection
Yes
With Modem Control
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
36-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
568-4019
935282518157
SC16C852VIET
SC16C852VIET
935282518157
SC16C852VIET
SC16C852VIET
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SC16C852VIET,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
SC16C852V
Product data sheet
7.23 SC16C852V external reset condition and software reset
These two reset methods are identical and will reset the internal registers as indicated in
Table
Table 35.
Table 36.
Register
IER
FCR
ISR
LCR
MCR
LSR
MSR
EFCR
SPR
DLL
DLM
TXLVLCNT
RXLVLCNT
EFR
Xon-1
Xon-2
Xoff-1
Xoff-2
TXINTLVL
RXINTLVL
FLWCNTH
FLWCNTL
CLKPRES
RS485TIME
AFCR2
AFCR1
Output
TXA, TXB
OP2A, OP2B
RTSA, RTSB
DTRA, DTRB
INTA, INTB
35.
Reset state for registers
Reset state for outputs
Dual UART with 128-byte FIFOs, IrDA, and XScale VLIO bus interface
All information provided in this document is subject to legal disclaimers.
Reset state
IER[7:0] = 0
FCR[7:0] = 0
ISR[7:1] = 0; ISR[0] = 1
LCR[7:0] = 0
MCR[7:0] = 0
LSR[7] = 0; LSR[6:5] = 1; LSR[4:0] = 0
MSR[7:4] = input signals; MSR[3:0] = 0
EFCR[7:0] = 0
SPR[7:0] = 1
undefined
undefined
TXLVLCNT[7:0] = 0
RXLVLCNT[7:0] = 0
EFR[7:0] = 0
Undefined
Undefined
Undefined
Undefined
TXINTLVL[7:0] = 0
RXINTLVL[7:0] = 0
FLWCNTH[7:0] = 0
FLWCNTL[7:0] = 0
CLKPRES[7:0] = 0
RS485TIME[7:0] = 0
AFCR2[7:0] = 0
AFCR1[7:0] = 0
Reset state
logic 1
logic 1
logic 1
logic 1
3-state condition
Rev. 5 — 21 January 2011
SC16C852V
© NXP B.V. 2011. All rights reserved.
38 of 55