AD7002AS Analog Devices, AD7002AS Datasheet
AD7002AS
Specifications of AD7002AS
Available stocks
Related parts for AD7002AS
AD7002AS Summary of contents
Page 1
... Rx SLEEP2 AUX DAC 1 REV. B Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. ...
Page 2
AD7002–SPECIFICATIONS Parameter ADC SPECIFICATIONS Resolution Signal Input Span Sampling Rate Output Word Rate Accuracy Integral 2 Differential Bias Offset Error Input Resistance (DC) Input Capacitance Dynamic Specifications Dynamic Range Signal to (Noise+Distortion) Gain Error Gain Match Between Channels Filter Settling ...
Page 3
Parameter AUXILIARY DAC SPECIFICATIONS Resolution DC Accuracy Integral Differential Offset Error Gain Error LSB Size Output Signal Span Output Impedance Coding Power-Down REFERENCE SPECIFICATIONS REFOUT, Reference Output REFOUT, Reference Output @ +25 C Reference Temperature Coefficient 4 Reference Variation Output ...
Page 4
... Package Model Range Description AD7002AS – +85 C Plastic Quad Flatpack S-44 CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7002 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges ...
Page 5
GMSK Phase Trajectory Error This is a measure of the phase error between the transmitted phase of an ideal GMSK modulator and the actual phase trans- mitted by the AD7002, when transmitting a random sequence of data bits ...
Page 6
AD7002 1 INPUT CLOCK TIMING (AV DD Limit at Parameter T = – + TRANSMIT SECTION TIMING Limit at Parameter T = – +85 C ...
Page 7
RECEIVE SECTION TIMING Limit at Parameter T = – + ...
Page 8
AD7002 CIRCUIT DESCRIPTION TRANSMIT SECTION The transmit section of the AD7002 generates GMSK I and Q waveforms in accordance with GSM recommendation 5.04. This is accomplished by a digital GMSK modulator, followed by 10-bit DACs for the I and Q ...
Page 9
FREQUENCY – Hz Figure 5. Transmit Filter Frequency Response GMSK SPECTRUM TEST 6.4MHz. FREQUENCY RESOLUTION: 30.1514kHz ...
Page 10
AD7002 RECEIVE SECTION The receive section consists of I and Q receive channels, each comprised of a simple switched capacitor filter followed by a 12-bit sigma-delta ADC. The data is available on a flexible serial interface, interfacing easily to most ...
Page 11
The analog modulator, on coming out of sleep, will generate mean- ingful data after 21 master clock cycles. 01...111 01...110 00...001 00...000 11...111 11...110 10...001 10...000 –V V FULLSCALE REF ...
Page 12
AD7002 The offset registers have enough resolution to hold the value of any dc offset between 5 V. However, the performance of the sigma-delta modulators will degrade if full scale signals with more than 100 mV of offset are experienced. ...
Page 13
CLK1, CLK2 ( SLEEP1 (I) Rx SLEEP2 ( CLK ( SYNC ( DATA ( I/Q (O) NOTE: (I) = DIGITAL INPUT; (O) = DIGITAL ...
Page 14
AD7002 CLK1, CLK2 ( SLEEP1 (I) Rx SLEEP2 ( CLK ( SYNC (O) I DATA ( DATA (O) NOTE: (I) = DIGITAL INPUT; (O) = DIGITAL OUTPUT ...
Page 15
VOLTAGE REFERENCE The AD7002 contains an on-chip bandgap reference that pro- vides a low noise, temperature compensated reference to the IQ transmit DACs and the IQ receive ADCs. The reference is also made available on the REFOUT pin and can ...
Page 16
AD7002 PQFP Pin Number Mnemonic Function 19 I/Q (QDATA) This is a dual function digital output. When the device is operating in MODE 0, it indicates whether IDATA or QDATA is present on Rx DATA pin. In MODE 1, QDATA ...