LM49350RLX/NOPB National Semiconductor, LM49350RLX/NOPB Datasheet - Page 50

IC AUDIO SUBSYSTM .8W D 36USMDXT

LM49350RLX/NOPB

Manufacturer Part Number
LM49350RLX/NOPB
Description
IC AUDIO SUBSYSTM .8W D 36USMDXT
Manufacturer
National Semiconductor
Series
Boomer®r
Type
Class Dr
Datasheet

Specifications of LM49350RLX/NOPB

Output Type
1-Channel (Mono) with Mono and Stereo Headphones
Max Output Power X Channels @ Load
2W x 1 @ 4 Ohm; 69mW x 2 @ 32 Ohm
Voltage - Supply
2.7 V ~ 5.5 V
Features
3D, DAC, Depop, I²C, I²S, Mute, Short-Circuit and Thermal Protection, Shutdown, Volume Control
Mounting Type
Surface Mount
Package / Case
36-MicroSMDxt
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
LM49350RLX
www.national.com
22.0 DAC Control Registers
This register is used to control the LM49350's DAC:
Bits
Bits
1:0
6:4
7:0
2
3
7
DAC_CLK_SEL
DAC_CLK_DIV
DSP_ONLY
MUTE_R
MUTE_L
MODE
Field
Field
This programs the over sampling ratio of the stereo DAC.
This digitally mutes the Left DAC output.
This digitally mutes the Right DAC output.
This selects the source of the DAC clock domain, DAC_SOURCE_CLK.
If set, the DAC's analog circuitry is disabled to reduce power consumption, however DAC DSP
functionality is maintained. This can be used to perform asyncronous resampling between audio rates
of a common family.
This programs the half cycle divider that precedes the DAC. The input of this divider should be
around 12MHz. The default of this divider is 0x00.
Program this divider with the division you want, multiplied by 2, and subtract 1.
DAC_CLK_SEL
000
001
010
011
100
TABLE 32. DAC_CLK_DIV (0x31h)
TABLE 31. DAC Basic (0x30h)
DAC_CLK_DIV
00000000
00000001
00000010
00000011
11111101
11111110
11111111
MODE
00
01
10
11
50
Description
Description
PORT1_RX_CLK
PORT2_RX_CLK
PLL1_OUTPUT1
PLL2_OUTPUT
Source
MCLK
DAC Oversampling Ratio
Divides by
127.5
127
128
1.5
125
128
1
1
2
64
32

Related parts for LM49350RLX/NOPB