MP7651AN Exar Corporation, MP7651AN Datasheet

no-image

MP7651AN

Manufacturer Part Number
MP7651AN
Description
8-Channel, Voltage Output 10 MHz Input Bandwidth 8-Bit Multiplying DACs with Serial Digital Data Por
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MP7651AN
Manufacturer:
MAXIM
Quantity:
32 742
FEATURES
GENERAL DESCRIPTION
ite video, CCD and other high frequency analog signals. The de-
vice includes 8-channels of high speed, high bandwidth, two
quadrant, multiplying, 8-bit accurate digital-to-analog converter.
It includes an output drive buffer per channel capable of driving
+1mA (typ) to a load. DNL of better than +0.8 LSB is achieved
with a channel-to-channel matching of better than 0.5%. Stabil-
ity, matching, and precision of the DACs is achieved by using
EXAR’s thin film technology. Also, excellent channel-to-channel
isolation is achieved with EXAR’s BiCMOS process which can-
not be achieved using a typical CMOS technology.
small signal bandwidth from V
8 Independent 2-Quadrant Multiplying 8-Bit DACs
Serial Digital Input Data and Address Port (3-Wire
Standard) plus Internal Chip Address Decoder
Dual Supplies (+5 V typ.)
High Speed:
Low Power: 150mW (typ)
Low AC Voltage Reference Feedthrough
Excellent Channel-to-Channel Isolation
DNL = +0.8 LSB, INL = +1 LSB (typ)
DACs Matched to +0.5% (typ)
The MP7651 is ideal for direct gain control of video, compos-
An open loop architecture (patent pending) provides wide
Rev. 2.00
12.5 MHz Digital Clock Rate
V
8-bit (typ)
Voltage Reference Input Bandwidth:
10 MHz (typ)
REF
to V
OUT
Settling Time: 150ns to
REF
to output up to 10 MHz (typ),
10 MHz Input Bandwidth 8-Bit Multiplying
1
fast output settling time, and V
–65dB or better. In addition, low distortion in the order of 0.25%
with a 1 V p–p, 1 MHz signal.
put gives flexibility for optimal system design. The serial data
3-wire standard -processor logic interface reduces pin count,
package size (28 pin), and board wire (space). Additionally, the
internal chip select decoder allows for easy daisy chaining with-
out the addition of separate control logic.
metal, linear compatible BiCMOS (BiCMOS IV
tors. This process enables precision high speed analog/digital
(mixed-mode) circuits to be fabricated on the same chip.
A specified and constant input impedance of each V
MP7651 is fabricated on a junction isolated, high speed, dual
APPLICATIONS
DACs with Serial Digital Data Port
Low Harmonic Distortion:
with V
V
Latch-Up Proof
Greater than 2000 V ESD Protection
ATE
Process Control (Low Noise)
Convergence Adjustment for High
Resolution Monitors (Work Stations)
Digital Gain/Attenuation/Offset Control
Trimmer Replacement
REF
/2 Output Preset Level
REF
8-Channel, Voltage Output
= 1 V p-p @ 1 MHz
and Chip Select Decoder
REF
feedthrough isolation of
MP7651
0.25% typical
TM
) thin film resis-
REF+
in-

Related parts for MP7651AN

MP7651AN Summary of contents

Page 1

FEATURES 8 Independent 2-Quadrant Multiplying 8-Bit DACs Serial Digital Input Data and Address Port (3-Wire Standard) plus Internal Chip Address Decoder Dual Supplies (+5 V typ.) High Speed: – 12.5 MHz Digital Clock Rate – Settling Time: ...

Page 2

... CC 8 8-Bit Latch DAC 0 8 8-Bit Latch DAC 1 8 8-Bit Latch DAC 4-8 DEC COMP 4 4-Bit CH 4-Bit CS DB0 to DB7 Address Address 16-Bit Shift Register GND V EE INL Part No. (LSB) MP7651AS +1 MP7651AN + CS0P to CS3P 4 4 SDO 3-State Buffer DNL Gain Error (LSB) (% FSR) +0 ...

Page 3

PIN CONFIGURATIONS See Packaging Section for Package Dimensions VR1 1 28 VO1 2 27 VO2 3 26 VR2 4 25 VR3 5 24 VO3 GND 9 20 VO4 19 10 ...

Page 4

MP7651 ELECTRICAL CHARACTERISTICS TABLE Unless Otherwise Noted Output Load = Open Parameter Symbol DC CHARACTERISTICS Resolution (All Grades) N Differential Non-Linearity DNL Integral Non-Linearity INL Monotonicity Gain Error GE Zero Scale Offset Z OFS ...

Page 5

ELECTRICAL CHARACTERISTICS TABLE Description Symbol DIGITAL TIMING 2, 4 SPECIFICATIONS Input Clock Pulse Width Data Setup Time t Data Hold Time t CLK to SDO Propagation Delay t DAC Register Load Pulse Width Reset Pulse Width ...

Page 6

MP7651 SDI 1 CS3S CS2S CS1S CS0S (Data In CLK OUT Figure 1. Serial Data Timing and Loading SDI 0 1 SDO 0 1 CSOP-CS3P CLK ...

Page 7

THEORY OF OPERATION MP7651 is equipped with a serial data 3-wire standard - processor logic interface to reduce pin count, package size (28 pin), and board wire (space). This interface consists of LD which controls the transfer of data to ...

Page 8

MP7651 LAT SDI LAT CLK Figure 4. Internal Chip Address Decoder Plus Logic Interface Rev. 2.00 8 ENABLE DAC NOT USED Decoder D4 D5 ...

Page 9

A0 to A23 AS CS VMA MC68000 VPA VDS DB0 to DB15 Figure 5. MC68000 Interface (Simplified Diagram A15 MC6800 02 R/W DB0 to DB7 NOTES: 1. Execute consecutive memory write instructions while manipulating the data between WRITEs ...

Page 10

MP7651 APPLICATION NOTES PC DATA CS0P-CS3P LD CLK PC DATA OUT DATA 4 CS0P-CS3P CLK Rev. 2.00 VRI1 VOI1 VRI2 VOI2 MP7651 MP7651 IC (1) IC (2) CS1P CS1P SDI LD SDO SDI ...

Page 11

SDO0 SDO1 ROW ADDRESS WR n ADDRESS DECODER 7651 4 0 SDO LD SDI 7651 4 0 SDO LD SDI 7651 4 0 SDO LD SDI Rev. 2.00 SDOE 7651 7651 ...

Page 12

MP7651 8085 ALE WR SOD NOTES: 1. Clock generated by WR and decoding address 8000 2. Data is clocked into the DAC shift register by executing memory write instructions. The clock input is generated by decoding address 8000 and WR. ...

Page 13

PERFORMANCE CHARACTERISTICS Channel-to-Channel Crosstalk (Gain vs. Frequency; All DACs set to full scale; V Output DACs shown below are: DAC and 4 dB DAC 0 Driven MHz Graph 1. Output DACs shown below are: ...

Page 14

MP7651 Digital Input Code Graph 9. Linearity Error vs. Digital Input Code DACs Graph 11. Preset Voltage vs. Temperature V = 500 mV p-p R Phase Gain Graph 13. Gain & Phase vs. Frequency Rev. 2.00 Digital ...

Page 15

Graph 15. Gain ( vs. Frequency O R Open Loop/Unloaded Output* Graph 17. I vs. Temperature +1.5% FSR VRR Positive VRR Negative – V Graph 19. Reference Input Voltage Range vs. Supply Voltages * A ...

Page 16

MP7651 LD (5 V/DIV Digital Code = 255 0 255 V/DIV) 2 s/DIV Graph 21. Digital Settling V/DIV V/DIV) 2 s/DIV Graph 23. 128 kHz Sawtooth ...

Page 17

LEAD PLASTIC DUAL-IN-LINE Seating Plane L B SYMBOL ( Note: (1) The minimum limit for dimensions B1 may ...

Page 18

MP7651 28 1 Seating Plane e Rev. 2.00 28 LEAD SMALL OUTLINE (335 MIL EIAJ SOIC) R28 MILLIMETERS INCHES SYMBOL MIN MAX MIN A 2.60 2.80 0.102 A 0.2 (typ.) 0.008 ...

Page 19

Rev. 2.00 Notes 19 MP7651 ...

Page 20

... While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies. EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized ...

Related keywords