MC145422P Motorola, MC145422P Datasheet
MC145422P
Available stocks
Related parts for MC145422P
MC145422P Summary of contents
Page 1
... Audible Feedback Applications REV 2 9/95 MOTOROLA Motorola, Inc. 1995 Order this document by MC145422/D MC145422 MC145426 P SUFFIX PLASTIC DIP 22 CASE 708 1 DW SUFFIX SOG PACKAGE 24 CASE 751E 1 ORDERING INFORMATION MC145422P Plastic DIP MC145426P Plastic DIP MC145422DW SOG Package MC145426DW SOG Package MC145422 MC145426 1 ...
Page 2
... MC145422 MC145426 2 PIN ASSIGNMENTS MC145422 — MASTER (SOG PACKAGE ref SI1 7 SO1 8 SI2 9 SO2 MC145426 — SLAVE (SOG PACKAGE ref SI1 7 SO1 8 SI2 9 SO2 10 Mu CONNECTION LO1 22 LO2 RE1 TDC/RDC 17 CCI TE1 14 SIE 13 MSI LO1 22 LO2 RE1 CLK TE1 13 TE MOTOROLA ...
Page 3
... MC145422 MASTER UDLT BLOCK DIAGRAM LO1 + LO2 CCI MSI LI * — SE controlled latch MC145426 SLAVE UDLT BLOCK DIAGRAM + 1 LO1 LO2 - POWER- PD DOWN CONTROL X2 OSC X1 LI MOTOROLA MODULATION BUFFER * RECEIVE REGISTER * * SEQUENCE AND CONTROL * VD CONTROL DEMODULATION BUFFER * TRANSMIT REGISTER MODULATION BUFFER LOOPBACK RECEIVE CONTROL REGISTER TONE GEN ...
Page 4
... A – 10 — 60 — A 100 — – 3.4 — mA – 0.7 — 1.7 — mA 3.5 — 100 — k 4.0 4.4 MHz – 22 – 18 dBm0 — – 450 — A 450 — A 800 A drive capability. 0.25% for optimum performance. MOTOROLA ...
Page 5
... Propagation Delay Times TE1 Rising to CLK ( TE1 Rising to CLK ( RE1 Falling to CLK ( RE1 Falling to CLK ( CLK Setup Time Rx to CLK Hold Time SI1, SI2 to TE1 Setup Time SI1, SI2 to TE1 Hold Time MOTOROLA LO1 to LO2 ( pF) Figure No. Symbol All Digital Inputs All Digital Inputs ...
Page 6
... CLK, TDC, RDC, RE1, CCI, MSI MSI VD, SO1, SO2 TDC Tx MC145422 MC145426 6 SWITCHING WAVEFORMS t w(H) t w(L) 90% 50% 10 Figure 1. 70% t PHL 70% Figure 2. 70% t PLH 70% Figure 3. 50% 70% t PLH 30% 70% t PHL 30% MOTOROLA ...
Page 7
... TE1, RE1, MSI TDC, RDC TDC, RDC, CLK Rx TE1 (MC145426) OR MSI (MC145422) SI1, SI2 MOTOROLA SWITCHING WAVEFORMS (continued) 70% t su3 70% Figure 4. 70% 30% t su5 t h1 70% 70% 30% 30% Figure 5. t su6 70% 30 70% 70% 30% 30% Figure 6. 30% t su4 30% MC145422 MC145426 7 ...
Page 8
... TE1 CLK RE1 t P3 70% CLK 70 70% CLK MC145422 MC145426 8 SWITCHING WAVEFORMS (continued) 70 70% Figure 7. 70% Figure 8. SO1, SO2 TE1 Figure 9. 30 70% 30 70% 70% 30 70% MOTOROLA ...
Page 9
... SO1, SO2, and VD outputs function normally. If held low, the state of these inputs is latched and held internally while the outputs are high impedance. This allows these pins to be bussed with those of other UDLTs to a common controller. MOTOROLA PD Power–Down Input If held low, the UDLT ceases modulation. In power–down, ...
Page 10
... While high, the voice data just demodulated is output on the first eight rising edges of CLK at the Tx pin. The signaling data just demodulated is output on SO1 and SO2 on TE1’s rising edge VD. MOTOROLA ...
Page 11
... These outputs drive the twisted pair line with 256 kHz modified DPSK bursts each frame and are push–pull. These pins are driven to V ref when the device is not modulating. MOTOROLA BACKGROUND The MC145422 master and MC145426 slave UDLT trans- ceiver ICs main application is to bidirectionally transmit the digital signals present at a codec– ...
Page 12
... The weak output drivers will try to force PD high when a transmission from the master is demo- dulated and will try to force it low if 250 s have passed with- out a transmission from the master. This allows the slave UDLT to self power–up and down in demand power–loop systems. MOTOROLA ...
Page 13
... SO1, SO2 VD DEMODULA TOR SYNC TRANSFER RECEIVE REGISTER TO MODULATION BUFFER, LATCH VALID DATA PIN, OUT (INTERNAL) LATCH SI1, SI2. TWO CCI CLOCKS LATER, TRANSFER RECEIVE REGISTER TO MODULATION BUFFER, MOTOROLA 125 s THREE-STATE VALID DATA DON'T CARE START MODULATION. Figure 10. Master UDLT Timing ...
Page 14
... LATCH SI1, SI2, OUTPUT Tx, SO1, SO2, OUTPUT VALID DATA, START 128 kHz CLOCK, START MODULATION AFTER FOUR 256 kHz BAUD PERIODS. DEMODULA TION DATA TRANSFER TO DEMODULA TION BUFFER NOTE: 1. Slip between master and slave is taken up in this period. MC145422 MC145426 14 125 s HIGH IMPEDANCE DON'T CARE Figure 11. Slave UDLT Timing NOTE 1 VOICE MOTOROLA ...
Page 15
... Figure 12. Modified Differential Phase Shift Keying 13a. Bit Pattern — 1010101000 Figure 13. Typical Signal Waveforms at Demodulator MOTOROLA spectral content of the waveform, which, save for some key differences, appears quite similar to frequency shift keying. The burst always begins and ends with a half–cycle of 256 kHz, which helps locate bit boundaries ...
Page 16
... MASTER Figure 14. Typical Signal Waveforms at Demodulator MC145422 MC145426 16 SLAVE BIT PATTERN 1010101000 BIT PATTERN RANDOM MOTOROLA ...
Page 17
... Figure 15. Typical Multichannel Digital Line Card MOTOROLA MC145422 MC145426 17 ...
Page 18
... MC145422 MC145426 18 Figure 16. Basic Digital Telset MOTOROLA ...
Page 19
... MOTOROLA MC145426 MC145502 Figure 17. Full–Featured Digital Telset MC145422 MC145426 19 ...
Page 20
... Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters can and do vary in different applications. All operating parameters, including “ ...