MC74HC368N Motorola, MC74HC368N Datasheet
MC74HC368N
Related parts for MC74HC368N
MC74HC368N Summary of contents
Page 1
... In Compliance with the Requirements Defined by JEDEC Standard No. 7A Chip Complexity: 80 FETs or 20 Equivalent Gates LOGIC DIAGRAM OUTPUT ENABLE 1 15 OUTPUT ENABLE 2 This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice. 1/97 Motorola, Inc. 1997 PIN PIN 8 = GND 1 REV 0 ...
Page 2
... Plastic DIP: – from 125 _ C SOIC Package: – from 125 _ C TSSOP Package: – 6.1 mW from 125 _ C For high frequency or heavy load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D). RECOMMENDED OPERATING CONDITIONS Î Î Î Î ...
Page 3
... For propagation delays with loads other than 50 pF, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D). 2. Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D). ...
Page 4
... MC74HC368A TEST POINT OUTPUT DEVICE UNDER TEST * Includes all probe and jig capacitance Figure 3. A OUTPUT ENABLE MOTOROLA TEST CIRCUITS OUTPUT DEVICE UNDER TEST * Includes all probe and jig capacitance LOGIC DETAIL TO OTHER BUFFERS 4 TEST POINT CONNECT WHEN 1 k TESTING t PLZ AND t PZL . ...
Page 5
... B 3.80 4.00 0.150 0.157 C 1.35 1.75 0.054 0.068 D 0.35 0.49 0.014 0.019 F 0.40 1.25 0.016 0.049 1.27 BSC 0.050 BSC G J 0.19 0.25 0.008 0.009 K 0.10 0.25 0.004 0.009 5.80 6.20 0.229 0.244 R 0.25 0.50 0.010 0.019 MOTOROLA ...
Page 6
... Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “ ...