74AVC16834 NXP Semiconductors, 74AVC16834 Datasheet

no-image

74AVC16834

Manufacturer Part Number
74AVC16834
Description
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74AVC16834
Manufacturer:
TI
Quantity:
646
Semiconductors
Preliminary specification
Replaces datasheet 74AVC16834/74AVCH16834 dated 1998 Dec 11
hilips
74AVC16834
18-bit registered driver
with inverted register enable (3-State)
INTEGRATED CIRCUITS
1999 Jul 23

Related parts for 74AVC16834

74AVC16834 Summary of contents

Page 1

... Preliminary specification Replaces datasheet 74AVC16834/74AVCH16834 dated 1998 Dec 11 hilips Semiconductors INTEGRATED CIRCUITS 1999 Jul 23 ...

Page 2

... CC and ground bounce Power off disables 74AVC16834 outputs, permitting Live Insertion DESCRIPTION The 74AVC16834 is a 18-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock inputs (CP). This product is designed to have an extremely fast propagation delay and a minimum amount of power consumption. ...

Page 3

... High impedance “off” state = LOW-to-HIGH level transition NOTES: 1. Output level before the indicated steady-state input conditions were established, provided that CP is high before LE goes low. 2. Output level before the indicated steady-state input conditions were established. 3 Preliminary specification 74AVC16834 EN1 2C3 ...

Page 4

... The PLL clock distribution device and AVC registered drivers reduce signal loads on the memory controller and prevent timing delays and waveform distortions that would cause unreliable operation CONDITIONS V = 1. 2 3 Preliminary specification 74AVC16834 SW00407 MIN MAX UNIT 1.65 1.95 2.3 2.7 3.0 3.6 V 1.2 3 ...

Page 5

... V or GND 3 GND 1. GND 3 GND Preliminary specification 74AVC16834 RATING UNIT –0.5 to +4.6 V –50 mA –0 –0.5 to 4.6 V –0 +0 100 mA –65 to +150 C mW 600 LIMITS Temp = - +85 C UNIT 1 MIN TYP MAX V – – CC 0.65V 0.9 – ...

Page 6

... V, 2 INPUT GND OUTPUT V OL NOTE: V Waveform 2. Latch enable input (LE) pulse width, the latch enable input to output (Yn) propagation delays. t PLH SH00132 6 Preliminary specification 74AVC16834 V = 1.8 0. 1.2 V UNIT MIN TYP MAX TYP 3.0 1.0 2.6 4.5 5.2 3.5 1.0 2 ...

Page 7

... OUTPUT HIGH-to-OFF OFF-to-HIGH GND NOTE 0.5V M SH00166 Waveform 6. 3-state enable and disable times 7 Preliminary specification 74AVC16834 É É É É É É É É É É É É É É É É É É É É É É É É É É É ...

Page 8

... OUT –350 –300 V 1000 CC –250 V 500 CC –200 V 500 CC –150 SV01018 –100 – Preliminary specification 74AVC16834 1.8V 2.5V 3.3V PMOS 0.5 1.0 1.5 2.0 2.5 3.0 3.5 V (V) OUTPUT VOLTAGE OH SH00161 3.3V 2.5V 1.8V NMOS 0.5 1.0 1.5 2.0 2.5 3.0 3.5 ...

Page 9

... Philips Semiconductors 18-bit registered driver with inverted register enable (3-State) TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm 1999 Jul 23 9 Preliminary specification 74AVC16834 SOT364-1 ...

Page 10

... East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 hilips Semiconductors 1999 Jul 23 [1] Copyright Philips Electronics North America Corporation 1998 print code Document order number: 10 Preliminary specification 74AVC16834 All rights reserved. Printed in U.S.A. Date of release: 07-99 9397-750-06249 ...

Related keywords