SAA7111H NXP Semiconductors, SAA7111H Datasheet
SAA7111H
Available stocks
Related parts for SAA7111H
SAA7111H Summary of contents
Page 1
DATA SHEET SAA7111 Video Input Processor (VIP) Product specification Supersedes data of 1996 Oct 30 File under Integrated Circuits, IC22 INTEGRATED CIRCUITS 1998 May 15 ...
Page 2
Philips Semiconductors Video Input Processor (VIP) CONTENTS 1 FEATURES 2 APPLICATIONS 3 GENERAL DESCRIPTION 4 QUICK REFERENCE DATA 5 ORDERING INFORMATION 6 BLOCK DIAGRAM 7 PINNING 8 FUNCTIONAL DESCRIPTION 8.1 Analog input processing 8.2 Analog control circuits 8.2.1 Clamping 8.2.2 ...
Page 3
Philips Semiconductors Video Input Processor (VIP) 1 FEATURES Four analog inputs, internal analog source selectors, e.g. 4 CVBS Two analog preprocessing channels Fully programmable static gain for the main channels or automatic gain control for ...
Page 4
... DDA T operating ambient temperature amb P analog and digital power A+D 5 ORDERING INFORMATION TYPE NUMBER NAME SAA7111WP PLCC68 plastic leaded chip carrier; 68 leads SAA7111H QFP64 plastic quad flat package; 64 leads (lead length 1.6 mm); body 14 1998 May 15 PARAMETER PACKAGE DESCRIPTION 14 2 Product specification SAA7111 MIN ...
Page 5
Philips Semiconductors Video Input Processor (VIP) 6 BLOCK DIAGRAM handbook, full pagewidth 23 (14) AOUT ANALOG 21 (12) PROCESSING AI11 19 (10) AND AI12 ANALOG-TO- DIGITAL CONVERSION 17 (8) AI21 15 (6) AI22 AD2 AD1 7,8,9 (64) n.c. 22 (13) ...
Page 6
Philips Semiconductors Video Input Processor (VIP) 7 PINNING PINS SYMBOL PLCC68 QFP64 TRST 1 TCK 2 RTCO 3 IICSA 4 SDA 5 SCL 6 n.c. 7 n.c. 8 n.c. 9 n.c. 10 TDO 11 TDI 12 TMS ...
Page 7
Philips Semiconductors Video Input Processor (VIP) PINS SYMBOL PLCC68 QFP64 RES DD4 V 35 SS4 n. RTS1 39 RTS0 HREF SS3 V 44 DD3 ...
Page 8
Philips Semiconductors Video Input Processor (VIP) PINS SYMBOL PLCC68 QFP64 VPO ( FEI 63 GPSW 64 XTAL 65 XTALI SS1 V 68 DD1 Notes 1. For board design without ...
Page 9
Philips Semiconductors Video Input Processor (VIP) handbook, full pagewidth n.c. 10 TDO 11 TDI 12 TMS SSA2 15 AI22 V 16 DDA2 17 AI21 V SSA1 18 AI12 DDA1 AI11 ...
Page 10
Philips Semiconductors Video Input Processor (VIP) handbook, full pagewidth n.c. 1 TDO 2 3 TDI 4 TMS V SSA2 5 6 AI22 V DDA2 7 AI21 8 V SSA1 9 10 AI12 V DDA1 11 AI11 ...
Page 11
Philips Semiconductors Video Input Processor (VIP) 8 FUNCTIONAL DESCRIPTION 8.1 Analog input processing The SAA7111 offers four analog signal inputs, two analog main channels with clamp circuit, analog amplifier, anti-alias filter and video CMOS ADC (see Fig.6). 8.2 Analog control ...
Page 12
Philips Semiconductors Video Input Processor (VIP) The burst processing block provides the feedback loop of the chroma PLL and contains; Burst gate accumulator Colour identification and killer Comparison nominal/actual burst amplitude Loop filter chroma gain control Loop filter chroma PLL ...
Page 13
Philips Semiconductors Video Input Processor (VIP) Fast enable is achieved by setting input FEI to LOW. The signal is used to control fast switching on the digital VPO-bus. HIGH on this pin forces the YUV outputs to a high-impedance state ...
Page 14
Acrobat reader. white to force landscape pages to be ... 64 n. SSA1 5 V SSA2 6 AI22 SOURCE CLAMP 8 SWITCH ...
Page 15
Acrobat reader. white to force landscape pages to be ... LUM CHR 10 (1) n.c. 1 (58) TRST 2 (59) QUADRATURE TCK TEST 12 ...
Page 16
Acrobat reader. white to force landscape pages to be ... LUM LUMINANCE CIRCUIT CHROMINANCE PREFILTER TRAP PREF BYPS VBLB PREFILTER SYNC LINE 21 TEXT ...
Page 17
Philips Semiconductors Video Input Processor (VIP) 9 GAIN CHARTS handbook, halfpage handbook, full pagewidth NO BLANKING ACTIVE 1 CLL CLAMP WIPE = white peak level (254); SBOT = sync bottom level (1); CLL = clamp level [60 Y (128 C)]; ...
Page 18
Philips Semiconductors Video Input Processor (VIP) handbook, full pagewidth NO ACTION STOP X = system variable AGV FGVI > GUDL; VBLK = vertical blanking pulse; HSY = horizontal sync pulse; AGV = actual gain value; FGV = frozen ...
Page 19
Philips Semiconductors Video Input Processor (VIP) 10 LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 134). SYMBOL PARAMETER V digital supply voltage DDD V analog supply voltage DDA V voltage difference between V diff V SSall T ...
Page 20
Philips Semiconductors Video Input Processor (VIP) SYMBOL PARAMETER Digital inputs V LOW-level input voltage pins IL SDA and SCL V HIGH-level input voltage pins IH SDA and SCL V LOW-level CMOS input IL(xtalI) voltage pin XTALI V HIGH-level CMOS input ...
Page 21
Philips Semiconductors Video Input Processor (VIP) SYMBOL PARAMETER Clock output timing (LLC and LLC2) C output load capacitance L(LLC) T cycle time cy LLC duty factors for t LLCH t /t LLC2H LLC2 t rise time r t fall time ...
Page 22
Philips Semiconductors Video Input Processor (VIP) SYMBOL PARAMETER Crystal oscillator f nominal frequency n f/f permissible nominal n frequency deviation f/f (T) permissible nominal n frequency deviation with temperature C (X1) RYSTAL SPECIFICATION T operating ambient ambX1 temperature C load ...
Page 23
Philips Semiconductors Video Input Processor (VIP) 12 TIMING DIAGRAMS handbook, full pagewidth CLOCK OUTPUT LLC OUTPUTS VPO, HREF, VREF, VS explanation of the output formats is given in Table 5. Fig.12 Clock/data timing (8-bit CCIR-656 format of the ...
Page 24
Philips Semiconductors Video Input Processor (VIP) handbook, full pagewidth CLOCK OUTPUT LLC t LLCH OUTPUT CREF RGB ( data VPO15 to VPO8 RGB ( data VPO7 to VPO0 An explanation of the output formats is given ...
Page 25
Philips Semiconductors Video Input Processor (VIP) handbook, full pagewidth LOW HIGH 128 BIT NO.: 15 TIME SLOT (1) Set to zero for one transmission phase reset of the f The HPLL increment represents the actual LFCO ...
Page 26
Philips Semiconductors Video Input Processor (VIP) handbook, full pagewidth LLC CREF LLC2 START OF ACTIVE LINE HREF Yn UVn HREF 715 Yn V714 UVn 1998 May 716 717 718 U716 V716 U718 Fig.18 ...
Page 27
Philips Semiconductors Video Input Processor (VIP) handbook, full pagewidth Y - output HREF (50 Hz) RTS1 (PLIN) HS (50 Hz) programming range (step size: 8/LLC) HREF (60 Hz) HS (60 Hz) HS (60 Hz) programming range (step size: 8/LLC) (1) ...
Page 28
Philips Semiconductors Video Input Processor (VIP) handbook, full pagewidth 623 622 input CVBS HREF VREF VRLN = 1 VREF VRLN = 0 VS (1) RTS0 (ODD) 310 311 input CVBS HREF VRLN = 1 VREF VRLN = 0 VREF VS ...
Page 29
Philips Semiconductors Video Input Processor (VIP) 522 523 handbook, full pagewidth (525) (1) input CVBS HREF VRLN = 1 VREF VRLN = 0 VREF VS (1) RTS0 (ODD) 259 260 (263) (262) input CVBS HREF VRLN = 1 VREF VRLN ...
Page 30
Philips Semiconductors Video Input Processor (VIP) Table 2 Digital output control OEYC FEI ( active Notes 1. OFTS 00. ...
Page 31
Philips Semiconductors Video Input Processor (VIP) 13.2 Power-on control Power-on reset is activated at power-on, chip enable, PLL clock generation failure and if the supply voltage falls below 3.5 V. The RES signal can be applied to reset other circuits ...
Page 32
Philips Semiconductors Video Input Processor (VIP) Table 4 Power-on control sequence INTERNAL POWER-ON CONTROL SEQUENCE Directly after power-on VPO15 to VPO0, RTCO, RTS0, RTS1, asynchronous reset GPSW, HREF, VREF, HS, VS, LLC, LLC2 and CREF are in high-impedance state Synchronous ...
Page 33
Philips Semiconductors Video Input Processor (VIP) 255 handbook, full pagewidth 235 128 LUMINANCE 100 output range. CCIR Rec. 602 digital levels. Equations for modification to the YUV levels via BCS control I Luminance: CONT Y = ...
Page 34
Philips Semiconductors Video Input Processor (VIP) 15 APPLICATION INFORMATION handbook, full pagewidth DDA C8 100 nF V SSA C4 AI22 SSA C3 AI21 SSA C2 AI12 10 ...
Page 35
Philips Semiconductors Video Input Processor (VIP) handbook, full pagewidth (34) 45 (35) 46 (36) 47 (37) 48 VPO ( (38) 49 (39) 50 (42) 53 (43) 54 (44) 55 (45) 56 (46) 57 (47) 58 VPO (48) 59 ...
Page 36
Philips Semiconductors Video Input Processor (VIP C-BUS DESCRIPTION 2 16.1 I C-bus format Table 6 Write procedure S SLAVE ADDRESS W ACK(s) Table 7 Read procedure (combined format) S SLAVE ADDRESS W Sr SLAVE ADDRESS R 2 ...
Page 37
Philips Semiconductors Video Input Processor (VIP) 2 Table 9 I C-bus receiver/transmitter overview SLAVE ADDRESS REGISTER SUB- FUNCTION ADDR. Chip version 00 Reserved 01 Analog input control 1 02 Analog input control 2 03 Analog input control 3 04 Analog ...
Page 38
Philips Semiconductors Video Input Processor (VIP) 16.2 UBADDRESS Table 10 Chip version SA 00 FUNCTION (1) Chip version in read mode Note 2 1. The I C-bus subaddress 00 has to be initialized with 0 ...
Page 39
Philips Semiconductors Video Input Processor (VIP) AI22 handbook, halfpage AD2 AI21 AI12 AD1 AI11 Fig.28 Mode 0; CVBS (automatic gain). AI22 handbook, halfpage AD2 AI21 AI12 AD1 AI11 Fig.30 Mode 2; CVBS (automatic gain). AI22 handbook, halfpage AD2 AI21 AI12 ...
Page 40
Philips Semiconductors Video Input Processor (VIP) 16.2 UBADDRESS Table 14 Analog control 2 (AICO2) FUNCTION Static gain control channel 1 (GAI18) Sign bit of gain control Static gain control channel 2 (GAI28) Sign bit of gain control Gain ...
Page 41
Philips Semiconductors Video Input Processor (VIP) 16.2 UBADDRESS Table 16 Gain control analog (AIC04); static gain control channel 2 GAI2 SA 05 SIGN BIT \DECIMAL GAIN (SA 03, D1) VALUE (dB) GAI28 0.... 5.98 0 ....255 0 0 ...
Page 42
Philips Semiconductors Video Input Processor (VIP) 16.2 UBADDRESS Table 19 Sync control FUNCTION Vertical noise reduction (VNOI) Normal mode Searching mode Free running mode Vertical noise reduction bypassed Horizontal PLL ...
Page 43
Philips Semiconductors Video Input Processor (VIP) 16.2 UBADDRESS Table 20 Luminance control FUNCTION Aperture factor (APER) Aperture factor = 0 Aperture factor = 0.25 Aperture factor = 0.5 Aperture factor = 1.0 Update time interval for AGC value ...
Page 44
Philips Semiconductors Video Input Processor (VIP) 16.2. UBADDRESS Table 21 Luminance brightness control BRIG7 to BRIG0 SA 0A OFFSET BRIG7 255 (bright) 1 128 (CCIR level (dark) 0 16.2. UBADDRESS Table 22 Luminance contrast ...
Page 45
Philips Semiconductors Video Input Processor (VIP) 16.2. UBADDRESS Table 25 Chrominance control SA 0E FUNCTION Chroma bandwidth (CHBW0 and CHBW1) Small bandwidth ( 620 kHz) Nominal bandwidth ( 800 kHz) Medium bandwidth ( 920 kHz) Wide bandwidth ( ...
Page 46
Philips Semiconductors Video Input Processor (VIP) 16.2. UBADDRESS Table 26 Format/delay control SA 10 LUMINANCE DELAY COMPENSATION (STEPS IN 2/LLC) 4... ...0... ...3 Table 27 VREF pulse position and length VRLN SA 10 (D3) VREF ...
Page 47
Philips Semiconductors Video Input Processor (VIP) 16.2. UBADDRESS Table 30 Output control FUNCTION Colour on (COLO) Automatic colour killer Colour forced on Decoder VIP bypassed (VIPB) DMSD data to YUV output ADC data to YUV ...
Page 48
Philips Semiconductors Video Input Processor (VIP) 16.2. UBADDRESS Table 31 Output control FUNCTION Analog test select (AOSL) AOUT connected to internal test point 1 AOUT connected to input AD1 AOUT connected to input AD2 AOUT ...
Page 49
Philips Semiconductors Video Input Processor (VIP) 16.2. UBADDRESS READ Table 32 Line-21 text slicer status C-BUS STATUS BIT NAME F1RDY new data on field 1 has been acquired (for asynchronous reading); active ...
Page 50
Philips Semiconductors Video Input Processor (VIP) 17 FILTER CURVES 17.1 Anti-alias filter curve 6 handbook, full pagewidth V (dB 17.2 Luminance filter curves 18 handbook, full pagewidth V Y (dB) ...
Page 51
Philips Semiconductors Video Input Processor (VIP) 18 handbook, full pagewidth V Y (dB (1) = 40H; (2) = 41H; (3) = 42H; (4) = 43H. Fig.38 Luminance control SA 09H, 4.43 MHz Trap/CVBS mode, prefilter ...
Page 52
Philips Semiconductors Video Input Processor (VIP) 18 handbook, full pagewidth V Y (dB (1) = C0H; (2) = C1H; (3) = C2H; (4) = C3H. Fig.40 Luminance control SA 09H, Y/C mode, prefilter on and ...
Page 53
Philips Semiconductors Video Input Processor (VIP) 18 handbook, full pagewidth V Y (dB) 6 (1) (2) (4) ( (1) = 43H; (2) = 53H; (3) = 63H; (4) = 73H. Fig.42 Luminance control SA 09H, 3.58 ...
Page 54
Philips Semiconductors Video Input Processor (VIP) 18 handbook, full pagewidth V Y (dB) 6 (1) (2) (4) ( (1) = 03H; (2) = 13H; (3) = 23H; (4) = 33H. Fig.44 Luminance control SA 09H, 3.58 ...
Page 55
Philips Semiconductors Video Input Processor (VIP) 17.3 Chrominance filter curves 6 handbook, full pagewidth V (dB 0.54 Transfer characteristics of the chroma low-pass dependent on CHBW[1:0] settings. (1) CHBW ...
Page 56
Philips Semiconductors Video Input Processor (VIP) 2 Table 36 I C-bus start set-up values SUB FUNCTION (HEX) 00 chip version 01 reserved 02 analog input control 1 03 analog input control 2 04 analog input control 3 05 analog input ...
Page 57
Philips Semiconductors Video Input Processor (VIP) 19 PACKAGE OUTLINES PLCC68: plastic leaded chip carrier; 68 leads pin 1 index DIMENSIONS (millimetre dimensions are derived from the original inch dimensions) ...
Page 58
Philips Semiconductors Video Input Processor (VIP) QFP64: plastic quad flat package; 64 leads (lead length 1.6 mm); body 2 pin 1 index DIMENSIONS (mm are the original ...
Page 59
Philips Semiconductors Video Input Processor (VIP) 20 SOLDERING 20.1 Introduction There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, ...
Page 60
Philips Semiconductors Video Input Processor (VIP) 21 DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. Product specification ...
Page 61
Philips Semiconductors Video Input Processor (VIP) 1998 May 15 NOTES 61 Product specification SAA7111 ...
Page 62
Philips Semiconductors Video Input Processor (VIP) 1998 May 15 NOTES 62 Product specification SAA7111 ...
Page 63
Philips Semiconductors Video Input Processor (VIP) 1998 May 15 NOTES 63 Product specification SAA7111 ...
Page 64
Philips Semiconductors – a worldwide company Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010, ...