ADM6992 Infineon Technologies AG, ADM6992 Datasheet

no-image

ADM6992

Manufacturer Part Number
ADM6992
Description
Manufacturer
Infineon Technologies AG
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADM6992
Manufacturer:
INFINEON
Quantity:
248
Part Number:
ADM6992-AD-T-1
Manufacturer:
INFINEON
Quantity:
8 000
Part Number:
ADM6992F
Manufacturer:
INFINEON
Quantity:
1 831
Part Number:
ADM6992F-AB-T-1
Manufacturer:
INFINEON
Quantity:
8 000
Part Number:
ADM6992X-AD-T-1
Manufacturer:
Infineon Technologies
Quantity:
10 000
D a t a S h e e t , R e v . 1 . 1 2 , N o v . 2 0 0 5
N inja-K/KX
A D M 6 9 9 2 - K / K X F i b e r t o F a s t E t h e r n e t C o n v e r t e r
C o m m u n i c a t i o n s
N e v e r
s t o p
t h i n k i n g .

Related parts for ADM6992

ADM6992 Summary of contents

Page 1

N inja-K/ ...

Page 2

... The information in this document is subject to change without notice. Edition 2005-11-25 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany Infineon Technologies AG 2005. © All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics. ...

Page 3

... ADM6992-K/KX Fiber to Fast Ethernet Converter Revision History: 2005-11-25, Rev. 1.12 Previous Version: Version 1.0, 2 April 2004 Page/Date Subjects (major changes since last revision) 23 Sep. 2004 Document conversion from Word to FrameMaker (XML) 2005-09-08 Changed to the new Infineon format 2005-09-08 Rev. 1.1 changed to Rev. 1.11 2005-11-25 Rev. 1.11 changed to Rev. 1.12 Minor change ...

Page 4

... Read EEPROM Register via SMI Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 3.7.3 Write EEPROM Register via SMI Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 3.8 Reset Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 3.8.1 Write EEPROM Register via EEPROM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 4 Registers Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 4.1 EEPROM Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 4.1.1 EEPROM Registers Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 4.2 Serial Management Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58 4.2.1 Serial Management Registers Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59 Data Sheet 4 ADM6992-K/KX Ninja-K/KX Rev. 1.12, 2005-11-25 ...

Page 5

... Table of Contents 5 Electrical Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 5.1 DC Characterization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 5.2 AC Characterization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 6 Packaging . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 Terminology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 Data Sheet 5 ADM6992-K/KX Ninja-K/KX Rev. 1.12, 2005-11-25 ...

Page 6

... List of Figures Figure 1 Ninja-K/KX (ADM6992-K/KX) Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Figure 2 Ninja-K/KX (ADM6992-K/KX) 64-Pin Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Figure 3 SMI Read Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Figure 4 SMI Write Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 Figure 5 Power on Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 Figure 6 EEPROM Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 Figure 7 SMI Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 Figure 8 64 pin LQFP Outside Dimension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79 Data Sheet 6 ADM6992-K/KX Ninja-K/KX ...

Page 7

... Registers Clock DomainsRegisters Clock Domains . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59 Table 24 Other Counter Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61 Table 25 Electrical Absolute Maximum Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 Table 26 Recommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 Table 27 DC Electrical Characteristics for 3.3 V Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76 Table 28 Power on Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 Table 29 EEPROM Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77 Table 30 SMI Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78 Data Sheet 7 ADM6992-K/KX Ninja-K/KX Rev. 1.12, 2005-11-25 ...

Page 8

... Overview The Ninja-K/KX (ADM6992-K/KX single chip integrating two 10/100 Mbps MDIX TX/FX transceivers with a two-port 10/100M Ethernet L2 switch controller. The Features include a converter mode to meet demanding applications, such as Fiber-to-Ethernet media converters and FTTH (Fiber to the Home), on the CPE and CO side. ...

Page 9

... PORT0 Loop TX/FX Back PHY Control Clock Generator PLL Voltage Reference Regulator Control Power Level DETECT Figure 1 Ninja-K/KX (ADM6992-K/KX) Block Diagram 1.4 Data Lengths Conventions qword 64 bits dword 32 bits word 16 bits byte 8 bits nibble 4 bits Data Sheet PORT0 MAC PORT1 MAC Learn DMA ...

Page 10

... Interface Description This chapter describes Pin Diagram, Pin Type and Buffer Type Abbreviations and Pin Description. 2.1 Pin Diagram Figure 2 Ninja-K/KX (ADM6992-K/KX) 64-Pin Assignment Data Sheet 10 ADM6992-K/KX Ninja-K/KX Interface Description Rev. 1.12, 2005-11-25 ...

Page 11

... Push-Pull. The corresponding pin has 2 operational states: Active-low and active-high (identical to output with no type attribute). OD/PP Open-Drain or Push-Pull. The corresponding pin can be configured either as an output with the OD attribute output with the PP attribute. ST Schmitt-Trigger characteristics TTL TTL characteristics Data Sheet 11 ADM6992-K/KX Ninja-K/KX Interface Description Rev. 1.12, 2005-11-25 ...

Page 12

... While PORT0 is receiving/transmitting data, LNKACT_0 will be off for 100ms and then on for 100ms. If LEDMODE[ this pin only indicates RX/TX activity. LED mode for LINK/ACT LED of PORT0. During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as LEDMODE_0. 12 ADM6992-K/KX Ninja-K/KX Interface Description ...

Page 13

... Used to indicate speed status of PORT0. When operating in 8mA 100Mbps this pin is turned on, and when operating in 10Mbps this pin is off. FXMODE0 During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as bit 0 of FXMODE. 13 ADM6992-K/KX Ninja-K/KX Interface Description Rev. 1.12, 2005-11-25 ...

Page 14

... TTL This pin indicates link status. When Port0 link status is LINK_UP, 8mA this pin will be turned on. FXMODE1 During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as bit 1 of FXMODE. FXMODE [1:0] Interface 00 TBD, Both Port0 & Port1 are TP port B ...

Page 15

... PU WAN Fail LED TTL When receiving an OAM frame which has a S2 bit = 1, this pin is 8mA turned on. Disable Back Pressure During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as DISBP Enable back-pressure (Default Disable back-pressure B Buffer Function ...

Page 16

... Auto-Negotiation Disable for PORT1 0 E, Enable Disable B Recommend Half Duplex Communication for PORT1 0 F, Full Half B Recommend 10M for PORT1 0 100, 100M B 1 10, 10M B Flow Control Disable for PORT1 0 E, Enable Disable B 16 ADM6992-K/KX Ninja-K/KX Interface Description Rev. 1.12, 2005-11-25 ...

Page 17

... This setting will be ignored if enabled Auto-MDIX. 0 MDIX, MDIX B 1 MDI, MDI B PD Media Converter (MC) Failure Detected TTL 0 N, Normal B 1 TX, Ninja-K/KX (ADM6992-K/KX) will transmit an OAM B frame to indicate MC failure. Link Pass Through Disable 0 E, Enable Disable B Buffer Function Type Ground Used by AD receiver/transmitter block. ...

Page 18

... Crystal Output When connected to oscillator, this pin should left unconnected. PD Test pin TTL During power on reset, value will be latched by Ninja-K/KX (ADM6992-K/KX) at the rising edge of RESETL as TEST. Connects to GND at normal application. PD Scan Mode TTL For Test Only. Connects to GND at normal application. ...

Page 19

... After this, the Ninja-K/KX (ADM6992-K/KX) will issue a state notification indication frame with its current status. The mask duration can be adjusted from seconds via the EEPROM register 0x35 Bit [10:8]. ...

Page 20

... Whether a valid link has been established (bit 2) The auto negotiation advertisement register at address 4h indicates the auto negotiation abilities to be advertised by the Ninja-K/KX (ADM6992-K/KX). All available abilities are transmitted by default, but writing to this register or configuring external pins can suppress any ability. The auto negotiation link partner ability register at address 05 indicated by auto negotiation communication ...

Page 21

... The Ninja-K/KX (ADM6992-K/KX) allows switching between different speed media (e.g. 10BaseX and 100BaseX) in store & forward mode. The entire received frame will be stored into its packet buffer. The Ninja-K/KX (ADM6992- K/KX) checks the length and frame check sequence (FCS) of the received frame to prevent the forwarding of corrupted packets before forwarding to the destination port ...

Page 22

... The Ninja-K/KX (ADM6992-K/KX) automatically learns the port number of attached network devices by examining the Source MAC Address of all incoming packets at wire speed 2. If the SA was not found in the Address Table (a new address), the Ninja-K/KX (ADM6992-K/KX) waits until the end of the packet (non-error packet) and updates the Address Table 3 ...

Page 23

... If the port number is equal to the port on which the packet was received, the packet is discarded the port number is different, the packet is forwarded across the bridge the UNICAST address and the address was not found, the Ninja-K/KX (ADM6992-K/KX) treats multicast packet and forwards it across the bridge. ...

Page 24

... OAM frames). This OAM buffer can be read through an SMI interface. It can be used to extend the Ninja-K/KX (ADM6992-K/KX)’s OAM handling capability. Both known and unknown OAM frames can be stored into the OAM buffer. Users can set Bit [12:11 prevent the Ninja-K/KX (ADM6992-K/KX) store unknown or known frames into the OAM buffer. ...

Page 25

... Automatic User Frame Generation Users can set Bit [10] of the SMI OAM control register request the Ninja-K/KX (ADM6992-K/KX) transmit a pre-defined Ethernet frame from port 1. The Ninja-K/KX (ADM6992-K/KX) will transmit a broadcast frame with the packet length and SA defined in the SMI source address register 0x15 and 0x16. The background of the frame is “ ...

Page 26

... Media Converter detects a Link Loss condition on the Receive fiber (Fiber LNK OFF), it disables its UTP link pulse so that a Link Loss condition will be sensed on the UTP port to which the Ninja-K/KX (ADM6992-K/KX) Media Converter is connected. This link loss can then be sensed and reported by a Network Management agent in the remote UTP port’ ...

Page 27

... Serial Management Interface (SMI) Register Access The SMI consists of two pins, management data clock (SDC) and management data input/output (SDIO). The Ninja-K/KX (ADM6992-K/KX) is designed to support an SDC frequency MHz. The SDIO line is bi- directional and may be shared with other devices. The SDIO pin requires a 1.5 K pull-up which, during idle and turnaround periods, will pull SDIO to a logic one state. ...

Page 28

... SDIO. While the Ninja-K/KX (ADM6992-K/KX) will respond to management accesses without preamble, a minimum of one idle bit between management transactions is required. When Ninja-K/KX (ADM6992-K/KX) detects that there is an address match, then it will enable Read/Write capability for external access. When an address is mismatched, then Ninja-K/KX (ADM6992-K/KX) will tristate the SDIO pin ...

Page 29

... Reset Operation The Ninja-K/KX (ADM6992-K/KX) can be reset either by hardware or software. A hardware reset is accomplished by applying a negative pulse, with duration of at least 100 ms to the RC pin of the Ninja-K/KX (ADM6992-K/KX) during normal operation to guarantee internal SSRAM is reset properly. Hardware reset operation samples the pins and initializes all registers to their default values. This process includes re-evaluation of all hardware configurable registers ...

Page 30

... Registers Description This chapter describes Definitions, EEPROM Registers and Serail Management Registers. Data Sheet 30 ADM6992-K/KX Ninja-K/KX Registers Description Rev. 1.12, 2005-11-25 ...

Page 31

... ADM6992-K/KX Ninja-K/KX Page Number Rev. 1.12, 2005-11-25 ...

Page 32

... Register is readable and writable by SW Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.) SW can only read this register SW can only read this register 32 ADM6992-K/KX Ninja-K/KX Page Number ...

Page 33

... SW can read and write this register Register is readable and writable by SW Writing to the register generates a strobe signal for the HW (1 pdi clock cycle) Register is readable and writable by SW. Description Offset ADM6992-K/KX Ninja-K/KX Reset Value 4154 H Rev. 1.12, 2005-11-25 ...

Page 34

... Auto-Negotiation Advertise Single Capability 0 E, Expand (Default Single B Auto-Negotiation Advertisement 0 FS, Follows speed and duplex setting to negotiate with link partner. B (Default) 1 4W, Always 4 way Auto-negotiation B Duplex 0 HD, Half Duplex B 1 FD, Full Duplex (Default ADM6992-K/KX Ninja-K/KX Reset Value 104F H Rev. 1.12, 2005-11-25 ...

Page 35

... Output Packet Tagging Control 0 TAG, TAG/UNTAG packets if needed B 1 BP, Bypass TX packets same as RX (Default) B Auto-Negotiation Parallel Detect Follow IEEE802 Both Half only (Default) B Auto-Negotiation Advertise Single Capability 0 E, Expand (Default Single B 35 ADM6992-K/KX Ninja-K/KX Reset Value 104F H Rev. 1.12, 2005-11-25 ...

Page 36

... D, Disable B CRS (carrier sense) check disable Checking of the length of CRS 0 ED, Enable (Default DD, Disable B Maximum Packet Size Maximum allowable frame size in bytes 9216 MAX, Max. bytes number D 1536 DEF, Default value D 36 ADM6992-K/KX Ninja-K/KX Reset Value 0600 H Rev. 1.12, 2005-11-25 ...

Page 37

... Emulated Force Mode for Port0 0 D, Disable (Default TBD, B Preamble Leveling 0 7B, 7 bytes (Default 6B, 6 bytes B Disable Back-Off 0 E, Enable (Default Disable B Discard Packet after 16th Collision 0 E, Disable (Default Enable B 37 ADM6992-K/KX Ninja-K/KX Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 38

... Polarity definition change for hardware pin P0_RECHALF and P1_RECHALF 0 DIP, Disable Inverse Polarity (Default IP, Inversed Polarity B Polarity definition change for hardware pin P0_REC10 and P1_REC10 0 DIP, Disable Inverse Polarity (Default IP, Inversed Polarity B 38 ADM6992-K/KX Ninja-K/KX Reset Value 0014 H Rev. 1.12, 2005-11-25 ...

Page 39

... UTP link control during Loop Back Test 0 LD, Link Disable during Loop Back Test (Default LE, Link Enable during Loop Back Test B Offset 06 H Description Reserved 0198 DEF, Default H Offset ADM6992-K/KX Ninja-K/KX Reset Value 0198 H Reset Value 0258 H Rev. 1.12, 2005-11-25 ...

Page 40

... Offset 08 H Description Configuration 0008 DEF, Default H Offset 09 H Description Port 0 Ingress Bandwidth Control 0 D, Disable (Default Enable B Port0 Ingress Bandwidth Control Threshold Step size: 4 Kbytes 0000 DEF, Default H 40 ADM6992-K/KX Ninja-K/KX Reset Value 0008 H Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 41

... Step size: 4 Kbytes 0000 Z, Default H Offset 0B H Description Port 1 Ingress Bandwidth Control 0 D, Disable (Default Enable B Port 1 Ingress Bandwidth Control Threshold Step size: 4 Kbytes 0000 Z, Default H Offset ADM6992-K/KX Ninja-K/KX Reset Value 0000 H Reset Value 0000 H Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 42

... CONF_0 15:0 ro Data Sheet Registers DescriptionEEPROM Registers Description Port 1 Egress Bandwidth Control 0 D, Disable (Default Enable B Port 1 Egress Bandwidth Control Threshold Step size: 4 Kbytes 0000 Z, Default H Offset 0D H Description Configuration 0 1A74 CONF, Default H 42 ADM6992-K/KX Ninja-K/KX Reset Value 1A74 H Rev. 1.12, 2005-11-25 ...

Page 43

... DEF, Default B Reserved 0 DEF, Default B Packet Filtering Mode for Received and OPCODE!= PAUSE 01 DEF, Default (Fixed) B Packet Filtering Mode for Received DEF, Default B 43 ADM6992-K/KX Ninja-K/KX Reset Value 0014 H Rev. 1.12, 2005-11-25 ...

Page 44

... Apply to Port DNA, Do not apply B 1 APL, Apply B Apply to Port DNA, Do not apply B 1 APL, Apply B OP Code for Filter which defined in Register 19 (1B H Table 16. 44 ADM6992-K/KX Ninja-K/KX Reset Value , ...

Page 45

... Filter Type Register 1 TFTR_1 Filter Type Register 1 Field Bits Type TF_7_15 15:14 rw TF_6_14 13:12 rw TF_5_13 11:10 rw TF_4_12 9:8 rw TF_3_11 7:6 rw TF_2_10 5:4 rw TF_1_9 3:2 rw TF_0_8 1:0 rw Data Sheet Registers DescriptionEEPROM Registers Offset 17 H Description Type of Filter Offset 18 H Description Type of Filter 45 ADM6992-K/KX Ninja-K/KX Reset Value 0000 H Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 46

... FR_12 Filter Register 12 FR_13 Filter Register 13 FR_14 Filter Register 14 FR_15 Filter Register 15 Data Sheet Registers DescriptionEEPROM Registers Offset 19 H Description Filter Filter Register 46 ADM6992-K/KX Ninja-K/KX Reset Value 0000 0; the offset addresses are Offset Address Page Number ...

Page 47

... Port Base VLAN ID and Mask 1 of Port 0 Field Bits Type PVID 15:0 rw Data Sheet Registers DescriptionEEPROM Registers Offset 29 H Description DPRI Default Priority DCF Default CFI PVID Port base VLAN ID 01 DEF, Default B Offset 2A H Description PVID Mask 47 ADM6992-K/KX Ninja-K/KX Reset Value 0001 H Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 48

... Port Base VLAN ID and Mask 1 of Port 1 Field Bits Type PVID 15:0 rw Data Sheet Registers DescriptionEEPROM Registers Offset 2B H Description DPRI Default Priority DCF Default CFI PVID Port base VLAN ID 01 DEF, Default B Offset 2C H Description PVID Mask 48 ADM6992-K/KX Ninja-K/KX Reset Value 0001 H Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 49

... H Description Rule Mask F D, Default H Rule 18. Offset 2E H Description Port to apply the rule Exclude Rule Rule Mask[11:4] 49 ADM6992-K/KX Ninja-K/KX Registers DescriptionEEPROM Registers Reset Value Tag Port Rule 0 Register Offset Address Page Number Reset Value Rev. 1.12, 2005-11-25 F000 H ...

Page 50

... Z, 0 seconds (Default) B ... , B 111 MAX, 8 seconds B Port to apply the rule Exclude Rule Rule Mask[11:4] Offset ADM6992-K/KX Ninja-K/KX Registers DescriptionEEPROM Registers Tag Port Rule 1 Register Offset Address Page Number Reset Value Reset Value Rev. 1.12, 2005-11-25 0; the 00FF H ...

Page 51

... MAX, 8 seconds B Ninja-K/KX (ADM6992-K/KX) Power Detection Control 0 Z, Should be set B 1 TBD, B Ninja-K/KX (ADM6992-K/KX) OAM Remote Control Stop OAM Enable 0 E, Enable Remote Control OAM (Default Disable Remote Control OAM B Ninja-K/KX (ADM6992-K/KX) OAM Remote Control Start Function Enable 0 D, Disable Remote Control (Default) ...

Page 52

... Field Bits Type Data Sheet Registers DescriptionEEPROM Registers Description NTT TS-1000 MC Mode Control 0 TBD, CPE mode (Default TBD, CO mode B 52 ADM6992-K/KX Ninja-K/KX Rev. 1.12, 2005-11-25 ...

Page 53

... OAM Configuration Register 2 Ninja-K/KX (ADM6992-K/KX) OAM C field Bit[8:15] definition for Remote Control OAM_CR_2 OAM Configuration Register 2 Field Bits Type RC_EF 15:8 rw RC_SF 7:0 rw Miscellaneous Configuration Register 3 Vender ID MCR_3 Miscellaneous Configuration Register 3 Field Bits Type Vender_ID 15:0 rw Data Sheet Registers DescriptionEEPROM Registers Offset 36 H Description ...

Page 54

... NTT TS-1000 OAM M field Bit[31:24] definition Model Number Bit [7:0] FE MN, Default H NTT TS-1000 OAM M field Bit[23:16] definition Vender ID Bit [23:16] FF VID, Default H Offset 39 H Description NTT TS-1000 OAM M field Bit[47:32] definition Model Number Bits [23:8] 54 ADM6992-K/KX Ninja-K/KX Reset Value FEFF H Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 55

... MCT, Modify Cut-Through Reserved B 11 MII, MII Cut-Through B Reserved 0 , Default B Forwarding Mode auto-change Control 0 FIX, Fix Forwarding Mode (Default Automatically Change Forwarding Mode B Offset 3B H Description Reserved 0000 Z, Default H 55 ADM6992-K/KX Ninja-K/KX Reset Value 6000 H Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 56

... TBD, Disable inverse default value (Default TBD, Inverse the default value B Polarity definition change for power-on-setting pin DIS_LEARN 0 TBD, Disable inverse default value of DIS_LEARN (Default TBD, Inverse the default value of DIS_LEARN B 56 ADM6992-K/KX Ninja-K/KX Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 57

... Polarity definition change for power-on-setting pin LEDMODE[0] 0 TBD, Disable inverse default value (Default TBD, Inverse the default value B Polarity definition change for power-on-setting pin DISBP_N 0 TBD, Disable inverse default value (Default TBD, Inverse the default value B 57 ADM6992-K/KX Ninja-K/KX Rev. 1.12, 2005-11-25 ...

Page 58

... ADM6992-K/KX Ninja-K/KX Page Number Rev. 1.12, 2005-11-25 ...

Page 59

... SW can read the register, with write mask the register can be cleared SW can readable and write this register Register is readable and writable by SW Writing to the register generates a strobe signal for the HW (1 pdi clock cycle) Register is read and writable by SW. Description 59 ADM6992-K/KX Ninja-K/KX Rev. 1.12, 2005-11-25 ...

Page 60

... P1 Receive byte count overflow 1 TBD, Overflow B P1 Receive packets overflow 1 TBD, Overflow B P0 collision count overflow 1 TBD, Overflow B P0 error count overflow 1 TBD, Overflow B P0 Transmit byte count overflow 1 TBD, Overflow B 60 ADM6992-K/KX Ninja-K/KX Reset Value 0002 1090 H Reset Value 0000_0000 H Rev. 1.12, 2005-11-25 ...

Page 61

... P0 Transmit packets overflow 1 TBD, Overflow B P0 Receive byte count overflow 1 TBD, Overflow B P0 Receive packets overflow 1 TBD, Overflow B Offset 02 H Description Counter 24. 61 ADM6992-K/KX Ninja-K/KX Reset Value Port 0 Counter Register; the names and Offset Address Page Number ...

Page 62

... Port Counter Reset Register Field Bits Type RP1 1 rw RP0 0 rw Data Sheet Registers DescriptionSerial Management Registers Offset 0E H Description Reset All Counter of Port 1 1 RP1, Reset B Reset All Counter of Port 0 1 RP0, Reset B 62 ADM6992-K/KX Ninja-K/KX Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 63

... Disable MAC address learning Enable OAM engine Bypass Reserved MAC address Filtering Disable Link Pass Through P0 MDI/MDIX Enable Auto-Crossover Disable Flow Control[1:0] Recommend Auto-Negotiation Ability for TP Port[1:0] Recommend Speed 10 for TP Port[1:0] Recommend Duplex Half for TP/FX Port[1:0] 63 ADM6992-K/KX Ninja-K/KX Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 64

... Port 1 Link Status Change 0 N, Normal B 1 SC, Status change B Port 0 Flow Control Ability Change 0 N, Normal B 1 SC, Status change) B Port 0 Duplex Change 0 N, Normal B 1 SC, Status change B Port 0 Speed Change 0 N, Normal B 1 SC, Status change B 64 ADM6992-K/KX Ninja-K/KX Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 65

... Unknown Valid OAM Frame received 0 D, Disable Enable B Known Valid OAM Frame received 0 D, Disable Enable B Counter Overflow 0 D, Disable Enable B Port 1 Flow Control Ability Change 0 D, Disable Enable B 65 ADM6992-K/KX Ninja-K/KX Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 66

... Port 1 Link Status Change 0 D, Disable Enable B Port 0 Flow Control Ability Change 0 D, Disable Enable B Port 0 Duplex Change 0 D, Disable Enable B Port 0 Speed Change 0 D, Disable Enable B Port 0 Link Status Change 0 D, Disable Enable B 66 ADM6992-K/KX Ninja-K/KX Rev. 1.12, 2005-11-25 ...

Page 67

... BF, Buffer Full B Flow Control of Port Disable Enable B Duplex of Port 1 0 HD, Half Duplex B 1 FD, Full Duplex B Speed of Port 1 0 10M, 10M B 1 100M, 100M B Link Status of Port 1 0 LD, Link Down B 1 LU, Link ADM6992-K/KX Ninja-K/KX Reset Value 0000 H Rev. 1.12, 2005-11-25 ...

Page 68

... B 1 100M, 100M B Link Status of Port 0 0 LD, Link Down B 1 LU, Link Up B Offset 13 H Description Command 000 R, Read B 001 W, Write B > 001 Res, Reserved B Reserved 0000000 Res, Reserved B Address Data 68 ADM6992-K/KX Ninja-K/KX Reset Value 0000 0000 H Rev. 1.12, 2005-11-25 ...

Page 69

... Block the traffic from control 0 N, Normal (Default BT, Block the traffic from Port0 to Port1 B Enable Auto M field NTT TS-1000 OAM Vendor ID/Model Number by embedded OAM engine 0 E, Enable (Default Disable B 69 ADM6992-K/KX Ninja-K/KX Reset Value 0000 0000 H Rev. 1.12, 2005-11-25 ...

Page 70

... NTT TS-1000 OAM CRC by embedded OAM engine 0 E, Enable (Default Disable B Enable Known OAM Frame Handling NTT TS-1000 OAM Frame by embedded OAM engine 0 E, Enable(Default Disable B Offset 15 H Description Source Address 70 ADM6992-K/KX Ninja-K/KX Reset Value 0000 0000 H Rev. 1.12, 2005-11-25 ...

Page 71

... Total Byte Count of payload 46 MIN, Minimal valid byte count D 1500 MAX, Maximal valid byte count D Source Address SA[47:32] Offset 17 H Description S Field of OAM Frame C Field of OAM Frame Offset ADM6992-K/KX Ninja-K/KX Reset Value 0000 0000 H Reset Value 0000 0000 H Reset Value 0000 0000 H Rev. 1.12, 2005-11-25 ...

Page 72

... Transmit OAM Frame Register 2 TFR_2 Transmit OAM Frame Register 2 Field Bits Type CRC_Field 23:16 rw M_Field 15:0 rw Data Sheet Registers DescriptionSerial Management Registers Description M Field Bit [31:0] of OAM Frame Offset 19 H Description CRC Field of OAM Frame M Field Bit [47:32] of OAM Frame 72 ADM6992-K/KX Ninja-K/KX Reset Value 0000 0000 H Rev. 1.12, 2005-11-25 ...

Page 73

... Field Bits Type M_Field 31:16 rw Data Sheet Registers DescriptionSerial Management Registers Offset 1A H Description S Field of Received OAM Frame C Field of Received OAM Frame Offset 1B H Description M Field Bit [31:0] of Received OAM Frame 73 ADM6992-K/KX Ninja-K/KX Reset Value 0000 0000 H Reset Value 0000 0000 H Rev. 1.12, 2005-11-25 ...

Page 74

... YES, Timer expires before a matched frame found B Status of Loop Back Test User Frame 0 NF, Matched frame is not found Matched frame is found B Request User Frame transmitted Request OAM Frame transmitted Unknown Valid OAM Frame received 74 ADM6992-K/KX Ninja-K/KX Reset Value 0000 0000 H Reset Value 0000 0000 H Rev. 1.12, 2005-11-25 ...

Page 75

... Field Bits Type Data Sheet Registers DescriptionSerial Management Registers Description Known Valid OAM Frame received 75 ADM6992-K/KX Ninja-K/KX Rev. 1.12, 2005-11-25 ...

Page 76

... Values Min. Typ. Vcc 3.135 3.3 Vcore 1.71 1.8 Vin Symbol Values Min. Typ. VIL VIH 2.0 VOL VOH 2 ADM6992-K/KX Electrical Specification Unit Note / Test Condition Max 155 C 990 Unit Note / Test Condition Max. 3.465 V 1.89 Vcc V 115 °C ...

Page 77

... Symbol Values Min. Typ. t 5120 ESK t 2550 ESKL t 2550 ESKH t 10 ERDS 77 ADM6992-K/KX Electrical Specification 100us 150us tCONF Unit Note / Test Condition Max. ms TTL ns TTL 20us 30us tERDS tERDH Unit Note / Test Condition Max. ns 2570 ns 2570 ...

Page 78

... Symbol Values Min. Typ CKL t 10 CKH t 4 SDS t 2 SDH 78 ADM6992-K/KX Ninja-K/KX Electrical Specification Unit Note / Test Condition Max 75n s 100 ns Unit Note / Test Condition Max Rev. 1.12, 2005-11-25 ...

Page 79

... Packaging 64 LQFP Packaging for Ninja-K/KX (ADM6992-K/KX) Figure 8 64 pin LQFP Outside Dimension Data Sheet 79 ADM6992-K/KX Ninja-K/KX Packaging Rev. 1.12, 2005-11-25 ...

Page 80

... OAM Operations, Administration and Maintenance OP Operation Code P PCS Physical Coding Sub-layer PHY Physical Layer PLL Phase Lock Loop PLS Physical Layer Signaling PMA Physical Medium Attachment PMD Physical Medium Dependent PQFP Plastic Quad Flat Pack Data Sheet 80 ADM6992-K/KX Ninja-K/KX Rev. 1.12, 2005-11-25 ...

Page 81

... Source Address SMI Serial Management Interface T TA Turn Around TCP Transmission Control Protocol TOS Type of Service TTL Transistor Transistor Logic TX Twisted-pair TXCLK Transmission Clock TXD Transmission Data TXEN Transmission Enable U UTP Unshielded Twisted-Pair V VLAN Virtual LAN Data Sheet 81 ADM6992-K/KX Ninja-K/KX Rev. 1.12, 2005-11-25 ...

Page 82

... Published by Infineon Technologies AG ...

Related keywords