M30803FGGP MITSUBISHI, M30803FGGP Datasheet
M30803FGGP
Available stocks
Related parts for M30803FGGP
M30803FGGP Summary of contents
Page 1
... X-Y converter .............................................. 176 DRAM controller .......................................... 179 Programmable I/O Ports ............................. 186 Usage Precaution ....................................... 201 Electric characteristics ................................ 208 Flash memory version ................................. 255 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Specifications written in this manual are believed to be ac- curate, but are not guaranteed to be entirely free of error. ...
Page 2
... Figure 1.1.1. Pin configuration (top view M30800-XXXFP Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER /CS3/A (MA12 /CS2 ...
Page 3
... M30800-XXXGP Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (MA10 (MA11 ...
Page 4
... +1) M16C/80 series 16-bit CPU core Registers R0H R0L R0H R0L R1H R1L R1H R1L Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Port P4 Port P5 Port P6 System clock generator OUT CIN COUT ...
Page 5
... Mask ROM and flash IN memory version 2.7 to 5.5V (f(X )=10MHz) Mask ROM and flash IN memory version 45mA (f 20MHz without software wait,Vcc=5V) IN Mask ROM 128 Kbytes version 5V 5mA Available (up to 16M bytes) o – CMOS high performance silicon gate 100-pin plastic mold QFP Mitsubishi microcomputers Performance 5 ...
Page 6
... M30800MC-XXXFP 128K bytes M30800MC-XXXGP M30803MG-XXXFP 256K bytes M30803MG-XXXGP ** M30800FCFP 128K bytes ** M30800FCGP ** 256K bytes M30803FGFP ** M30803FGGP :Under development ** 6 M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER M30803FGFP/GP M30800FCFP/GP Flash memory External ROM version version RAM capacity Package type 10K bytes 100P6S-A ...
Page 7
... Preliminary Specifications REV.D Specifications in this manual are tentative and subject to change. Description Type No – Figure 1.1.5. Type No., memory size, and package Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Package type Package 100P6S Package 100P6Q-A ROM No ...
Page 8
... If accessing to DRAM area, these pins output row address and column Output address separated in time by multiplexing. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Function pin. Supply the V pin and the X ...
Page 9
... A-D converter extended input pins, or A-D trigger input pins as selected by software. Input/output This is an 8-bit I/O port equivalent to P6. Pins in this port also function as A-D converter input pins. Furthermore, P10 input pins for the key input interrupt function. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Function – ...
Page 10
... FFFFFF 16 16 Note 1: During memory expansion and microprocessor modes, can not be used. Note 2: In memory expansion mode, can not be used. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER . The vector table for fixed interrupts such the starting addresses of subrou- ...
Page 11
... DMA transfer count register DCT1 DRC0 DMA transfer count reload register DRC1 b23 DMA0 DMA memory address register DMA1 DSA0 DMA SFR address register DSA1 DRA0 DMA memory address reload register DRA1 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 11 ...
Page 12
... This flag is located at the position of bit 7 in the flag register (FLG). Set USP and ISP to an even number so that execution efficiency is increased. (8) Save flag register (SVF) This register consists of 16 bits and is used to save the flag register when a high-speed interrupt is generated. 12 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ...
Page 13
... These registers consist of 24 bits and are used to set a fixed address at the source or destination of DMA transfer. (16) DMA memory address reload registers (DRA0/DRA1) These registers consist of 24 bits and are used to reload the DMA memory address registers. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 13 ...
Page 14
... Interrupt stack pointer (ISP) is selected when this flag is “0” ; user stack pointer (USP) is selected when this flag is “1”. This flag is cleared to “0” when a hardware interrupt is acknowledged or an INT instruction of software interrupt Nos executed. • Bits 8 to 11: Reserved area 14 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ...
Page 15
... Carry flag Debug flag Zero flag Sign flag Register bank select flag Overflow flag Interrupt enable flag Stack pointer select flag Reserved area Processor interrupt priority level Reserved area Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 15 ...
Page 16
... Address Figure 1.4.2. Reset sequence RESET 10MHz and 24cycles FFFFC FFFFD 16 16 FFFFC FFFFE 16 FFFFC Content of reset vector 16 FFFFE 16 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 4.2V 0.8V Content of reset vector FFFFE 16 Content of reset vector 16 ...
Page 17
... RD output (“H” level is output) BCLK output HLDA output (The output value depends on the input to the HOLD pin) HOLD input (floating) RAS output RDY input (floating) Input port (floating) Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CNV = BYTE = V SS ...
Page 18
... Timer B5 mode register x : Nothing is mapped to this bit ? : Undefined pin reset Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (0078 )··· (007A )··· (007C )· ...
Page 19
... DMA memory address reload register (149) (0396 )··· (DRA0/DRA1) Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (0397 )··· (039C )··· (03AF )··· ...
Page 20
... INT4 interrupt control register (INT4IC) 009B 16 009C INT2 interrupt control register (INT2IC) 16 009D 16 009E 16 INT0 interrupt control register (INT0IC) 009F 16 Exit priority register (RLVL) 00A0 16 00A1 16 00A2 16 00A3 16 00A4 16 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ...
Page 21
... UART2 transmit/receive mode register (U2MR) 0338 16 UART2 bit rate generator (U2BRG) 0339 16 033A 16 UART2 transmit buffer register (U2TB) 033B 16 033C UART2 transmit/receive control register 0 (U2C0) 16 033D UART2 transmit/receive control register 1 (U2C1) 16 033E 16 UART2 receive buffer register (U2RB) 033F 16 Mitsubishi microcomputers 21 ...
Page 22
... CRC data register (CRCD) 037D 16 CRC input register (CRCIN) 037E 16 037F 16 Note :This register exists in the flash memory version. Figure 1.5.3. Location of peripheral unit control registers (3) 22 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 0380 16 A-D register 0 (AD0) 0381 16 0382 16 A-D register 1 (AD1) ...
Page 23
... Must set "00 16 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER , 03D3 at initial setting " to address 03DC at initial setting ...
Page 24
... SS ”. 2 pin, changing the processor mode bits selects the mode. Therefore, SS pin ” to the processor mode is selected bits. 2 pin Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ) applies a (software) reset to the 16 ...
Page 25
... BCLK output disable bit PM07 (Note “1” when writing new values to this register the value of this register when reset Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (Note 2) Function Single-chip mode 0 1: Memory expansion mode ...
Page 26
... ALE pin select bit (Note 3) PM15 Reserved bit ) to “1” when writing new values to this register. 16 /BCLK, set bits 0 and 1 of system clock control register 0 (CM00, CM01) to "0". 3 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset 00 16 Function ...
Page 27
... Preliminary Specifications REV.D Specifications in this manual are tentative and subject to change. Processor Mode Processor Mode Figure 1.6.3. Memory maps in each processor mode (without memory area expansion, normal mode) Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 27 ...
Page 28
... Switching factor External data bus width control register BYTE pin (external area 3 only) Bits 4 and 5 of processor mode register are output.) The combination of bits 0 and 0 15 Mitsubishi microcomputers ), bits 4 and 5 of the 16 ...
Page 29
... BFFFFF 16 BFFFFF (Note 1) <CS0 area> C00000 to 16 C00000 EFFFFF 16 EFFFFF <CS0 area> C00000 to 16 E00000 FFFFFF 16 FFFFFF Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ____ ____ 2 Function R Mode 2 Mode 3 <CS1 area> <CS1 area> 008000 to 100000 1FFFFF 1FFFFF ...
Page 30
... HLDA(Note 3) HLDA(Note 3) HLDA(Note 3) HOLD HOLD RAS (Note 3) RAS (Note 3) RDY RDY Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Memory expansion mode “11” (Note 1) All space multiplexed bus Some external ...
Page 31
... Kbytes) 16 FFFFFF 16 (4 Mbytes) E00000 to 16 EFFFFF 16 (1 Mbytes) 100000 1FFFFF F00000 Mbytes) FFFFFF 16 (1 Mbytes) Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 16 Chip select signal CS1 CS2 (A21) (A20) to 200000 3FFFFF Mbytes) (A20) to ...
Page 32
... Not used Not used Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ) select the combinations of 16 ________ _____ ________ _________ Status of external data bus Status of external data bus Write 1 byte of data to odd address Read 1 byte of data from odd address ...
Page 33
... ________ ________ ________ ________ On _____ Maintain status when ready signal received On Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Address Data (Note 1) 15 Address (Note 2) Address or CS Status _____ 33 ...
Page 34
... Figure 1.7.3. Example of RD signal extended by RDY signal 34 M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 2nd cycle 3rd cycle tsu(RDY - BCLK) RDY received timing 2nd cycle 3rd cycle tsu(RDY - BCLK) RDY received timing ________ Mitsubishi microcomputers 4th cycle 4th cycle ...
Page 35
... Maintains status when hold signal is received P6, P7, P8, P9, P10 Output “L” ON (but watchdog timer stops) Undefined SFR accessing status . However, in single chip mode, BCLK signal 3 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER __________ Status Internal ROM/RAM accessing status :PM07) and bit 1 16 :CM01, CM00). Setting PM07 to “ ...
Page 36
... Not used H L Not used L Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER _____ ) select the DRAM space and enable the 16 Status of external data bus Read data from both even and odd addresses Read 1 byte of data from even address ...
Page 37
... External memory memory wait bit area i wait bit Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset FF 16 Function Without wait 0 1: With 1 wait 1 0: With 2 wait 1 1: With 3 wait b3 b2 ...
Page 38
... Bus cycle (Note) Bus cycle (Note) Output Address Address Bus cycle (Note) Output Address Bus cycle (Note 1) Data output Address Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Input Bus cycle (Note) Input Address Bus cycle (Note 1) Input Address ...
Page 39
... Bus cycle (Note) Data output Address Bus cycle (Note) Address Address Data output Bus cycle (Note) Address Data output Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Bus cycle (Note) Input Address Bus cycle (Note) Address Address Input Bus cycle (Note) ...
Page 40
... X COUT (Note COUT and X when an oscillation manufacture required. CIN COUT Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Sub clock generating circuit • CPU’s operating clock source • Timer A/B’s count clock source Crystal oscillator COUT ...
Page 41
... X IN OUT R Main clock CM02 CM05 1/2 1 1/N divider set by MCD4 to MCD0 as follow 10, 12, 14 and 16 16 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER f C32 SIO2 SIO2 SIO2 ...
Page 42
... CIN COUT "). “1” and then executing a WAIT instruction. 16 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ). Switching set to the division by 8 (" the sub clock can ...
Page 43
... IN OUT CM15 select bit (Note 2) Reserved bit ) to “1” before writing to this register "H", and the internal feedback resistance is disabled. X OUT Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Function I/O port P5 ...
Page 44
... PM07 is ignored and the from port P5 /BCLK/ALE/CLK Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset XXX01000 2 Function division mode Division by 2 mode Division by 3 mode ...
Page 45
... CM00 PM15 PM14 fc 1SIO2 32SIO2 32 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER P5 /BCLK/ALE/CLK 3 OUT pin function P5 I/O port 3 fc output (Note) f output (Note output (Note /BCLK/ALE/CLK 3 ...
Page 46
... Specify interrupt priority level 7 for only one interrupt. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Single-chip mode “H” Retains status before stop mode ...
Page 47
... When the WAIT peripheral function clock stop bit is “1”, the status immediately prior to entering wait mode is main- tained. ________ Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Single-chip mode Retains status before wait mode ________ ...
Page 48
... Low power dissipation mode f is the BCLK and the main clock is stopped. C When the main clock is stoped, the main clock division register (address 000C 8 mode. 48 M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ) is set to “08 ” set to the division by 16 Mitsubishi microcomputers ...
Page 49
... Invalid Invalid Invalid Invalid Invalid Invalid Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CIN CIN IN MCD0 Operating mode of BCLK 0 No division 0 Division by 2 mode 1 Division by 3 mode 0 Division by 4 mode ...
Page 50
... All oscillators stop in this mode. The CPU and internal peripheral functions all stop. Of all 3 power saving modes, power savings are greatest in this mode. Figure 1.8.7 shows the clock transition between each of the three modes, (1), (2), and (3). 50 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ...
Page 51
... CM07=“0” MCD=“XX Note 1 Note 3 ” 16 Note 2 CM05=“1” ) CIN Note 4 CM05=“0” ". 16 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER WAIT CPU operation stopped instruction Wait mode Interrupt CPU operation stopped WAIT instruction Wait mode Interrupt ...
Page 52
... When write, set "0". When read, their contents are indeterminate. to “0”. Other bits do not automatically return to “0” and they must therefore be reset by the program. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ), system clock control reg- ...
Page 53
... An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority can be changed by priority level interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority cannot be changed by priority level. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 53 ...
Page 54
... For software interrupt numbers 32 to 63, such stack pointer switchover does not occur. However, in peripheral I/O interrupts, the U flag is saved when an interrupt occurs and the U flag is cleared choose ISP. Therefore movement of U flag is different by peripheral I/O interrupt or INT instruction in software interrupt number 32 to 43. 54 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ...
Page 55
... INT pin. In level sense, an INT interrupt occurs if either a "H" level or a "L" level is input to the INT pin. ____________ ______ _____ ___ _____ Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 2 C mode is selected, _____ _____ ...
Page 56
... Vector address + 0 Vector address + 1 Vector address + 2 Vector address + 3 Figure 1.9.2. Format for specifying interrupt vector addresses 56 M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER MSB Low address Mid address High address Mitsubishi microcomputers LSB ...
Page 57
... These instructions are not effected with interrupt enable flag (I flag) 16 Vector table addresses Address (L) to address (H) to 000023 000023 16 16 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Remarks is filled with FF , program 16 16 _______ Remarks Interrupt for debugger ...
Page 58
... Bus collision detection, start/stop condition detection, fault error (UART3) (Note 2, 3) Bus collision detection, start/stop condition detection, fault error (UART4) (Note 2, 3) A-D Key input interrupt to Software interrupt Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Remarks Cannot be masked I flag Cannot be masked I flag ...
Page 59
... Figure 1.9.4 shows the exit priority register. ). Set the interrupt priority set bits for the exit from a stop/wait state to the 16 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 59 ...
Page 60
... Level sense/edge 0 : Edge sense LVS sense select bit 1 : Level sense expansion mode, set the interrupt disabled to INT3IC, INT4IC and INT5IC. address 031F ) to one edge. 16 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Address When reset 0073 XXXXX000 16 008F , 0071 ...
Page 61
... FSIT set bit (Note 3) higher than that set in the exit priority register. the flag register (FLG). interrupt priority level 7. Specify interrupt priority level 7 for only one interrupt. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 2 Function Level 0 ...
Page 62
... High Mitsubishi microcomputers Enabled interrupt priority levels Interrupt levels 1 and above are enabled. Interrupt levels 2 and above are enabled. Interrupt levels 3 and above are enabled. Interrupt levels 4 and above are enabled. Interrupt levels 6 and above are enabled. Interrupt levels 7 and above are enabled. ...
Page 63
... Figure 1.9.5 shows the interrupt response time. M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER when high-speed interrupt). After this, the related interrupt 16 Mitsubishi microcomputers 63 ...
Page 64
... When X and Y are in odd address bits bus area, double the value of X and Y. 64 Interrupt request acknowledged Interrupt sequence Instruction (b) (a) Interrupt response time : Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Time Instruction in interrupt routine ...
Page 65
... Even address (Note 2) 14 cycles 17 cycles Even address 19 cycles Odd address (Note 1) Even address (Note 2) 19 cycles Vector table is internal register Value that is set to IPL Not changed Mitsubishi microcomputers 8 bits data bus 16 cycles 16 cycles 14 cycles 14 cycles 15 cycles 16 cycles 19 cycles 19 cycles 21 cycles 5 cycles ...
Page 66
... Address LSB MSB m-6 m-5 m–4 m–3 m–2 m–1 [SP] Stack pointer m value before interrupt occurs m+1 Stack status after interrupt request is acknowledged Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Stack area LSB Program counter ( [SP] Program counter New stack (PC ) pointer value M ...
Page 67
... Interrupt resolution circuit selects the highest priority interrupt when two or more interrupt requests are sampled active at the same time. Figure 1.9.8 shows the interrupt resolution circuit. _______ Reset > NMI > Watchdog > Peripheral I/O > Single step > Address match Figure 1.9.7. Interrupt priority that is set in hardware Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 67 ...
Page 68
... Stop/wait return interrupt level (RLVL) Processor interrupt priority level (IPL) Interrupt enable flag (I flag) Instruction fetch Address match Watchdog timer DBC NMI Reset Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Interrupt request accepted. To CLK Interrupt request accepted. To CPU ...
Page 69
... IFSR4 INT4 interrupt polarity swiching bit (Note) IFSR5 INT5 interrupt polarity swiching bit (Note) Nothing is assigned. When write, set "0". When read, their contents are indeterminate. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset XX000000 ...
Page 70
... Key input interrupt control register Port P10 direction 7 register direction register 7 direction 6 Interrupt control circuit direction 5 direction 4 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ______ register (bit 5 at address 5 ______ (pulled-up). The NMI CC (address 0093 ) 16 Key input interrupt request ...
Page 71
... When write, set "0". When read, their contents are indeterminate. Symbol (b8) RMAD0 RMAD1 RMAD2 RMAD3 Function Address setting register for address match interrupt Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset XXXXXX00 2 Function Interrupt disabled 1 : Interrupt enabled 0 : Interrupt disabled 1 : Interrupt enabled 0 : Interrupt disabled ...
Page 72
... Reading the contents of the P8 register 5 regardless of the CPU operation clock. (When INT pins is changed, the interrupt request bit is sometimes set to "1" Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER . When high-speed interrupt 16 . Accepting an interrupt 16 _______ ...
Page 73
... Do not set address match interrupt to the start address of an interrupt instruction ; ;Change TA0 interrupt priority level to a smaller value ; 1st instruction ; 2nd instruction ; 3rd instruction Do not set address match interrupt ; 4th instruction during this period ; 5th instruction ; 6th instruction ; 7th instruction Mitsubishi microcomputers 73 ...
Page 74
... SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ; Set I flag ( interrupt enabled) ; 1st instruction Do not set address match interrupt ; 2nd instruction during this period ; 3rd instruction ; Rewrite IPL to a smaller value ; 1st instruction Do not set address match interrupt ; 2nd instruction during this period ; 3rd instruction Mitsubishi microcomputers ...
Page 75
... BCLK ). CM06 is initialized only at reset. After reset, 16 Prescaler “CM07 = 0” “WDC7 = 0” 1/16 “CM07 = 0” “WDC7 = 1” 1/128 Watchdog timer “CM07 = 1” 1/2 Mitsubishi microcomputers M16C/80 (100-pin version) group :CM06 selects the 16 ). Therefore, the 16 ) and when 16 "CM06=0" Watchdog timer interrupt request " ...
Page 76
... set this bit to “0” "H". Also, the internal feedback resistance remains ON OUT Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset 2 Function R W Must always be set to “0” ...
Page 77
... When using three or more DMAC channels The register bank is used as a DMAC register Flag save register SVF DMA2 memory address reload register DRA2 (SVP) DRA1 (VCT) DMA3 memory address reload register When using DMA2 and DMA3, use the CPU registers shown in parentheses. Mitsubishi microcomputers 77 ...
Page 78
... When the transfer counter register changes from "0001 repeat transfer mode. Registers are always read/write enabled. Between SFR and internal RAM : 3 cycles Between external I/O and external memory : minimum 3 cycles Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ". 16 ", the value in the transfer 16 " ...
Page 79
... MOV.B #083h, DMiSL INTi. However, when INT3 pin becomes data bus in microprocessor mode, DMA3- INT3 cannot be used. register and UARTi special mode register 2. e.g.) OR.B #0A0h, DMiSL Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset 0X000000 16 2 Function ...
Page 80
... Reserved Repeat transfer Channel 3 transfer bits unit select bit bits Channel 3 transfer 0 : Fixed address to memory (forward direction) direction select bit 1 : Memory (forward direction) to fixed address Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Function R W Function R W ...
Page 81
... Set transfer number Note: When setting DRC2 and DRC3, set "1" to the register bank select flag (B flag) of flag register (FLG), and set desired value to R2 and R3 of register bank 1. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Address ...
Page 82
... DRA1 b0 DRA2 (SVP) (Note) DRA3 (VCT) (Note) Function • Memory address register reload value Set source or destination memory address When setting DRA3, set desired value to vector register (VCT). Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Address XXXXXX 16 XXXXXX 16 ...
Page 83
... For example (2) in Figure 1.11.6, if data is being transferred in 16-bit units on an 8-bit bus, two bus cycles are required for both the source read cycle and the destination write cycle. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ...
Page 84
... Source + 1 Destination Source + 1 Source Destination Destination Source Destination Source Source Source + 1 Source Source + 1 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER CPU use CPU use CPU use CPU use CPU use CPU use Destination CPU use Destination CPU use ...
Page 85
... Odd — Even 1 Odd 2 Even — Odd — No wait With wait No wait One wait Two wait Three wait Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Memory expansion mode Microprocessor mode cycles cycles cycles — — ...
Page 86
... DMA transfers are executed in the minimum cycles. BCLK DMA0 DMA1 CPU INT0 DMA0 request bit INT1 DMA1 request bit Figure 1.11.7. DMA transfer example by external factors 86 M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ______ Mitsubishi microcomputers ______ ______ Bus priviledge acquired ...
Page 87
... Read DMA mode register 0 ; Clear DMA0 transfer mode select bit to "00" ; DMA0 disabled ; Select timer A0 ; (Write "1" to DMA request bit simultaneously) ; Dummy cycle At least 2 instructions are needed until DMA enabled. ; Set DMA0 single transfer ; DMA0 enabled ; Restore R0 register Mitsubishi microcomputers 87 ...
Page 88
... One-shot mode • PWM mode filter • Event counter mode • Timer mode • One-shot mode • PWM mode filter • Event counter mode Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock prescaler f 1/32 C32 Reset Timer A0 interrupt ...
Page 89
... Pulse width measuring mode Noise filter • Event counter mode • Timer mode • Pulse width measuring mode Noise filter • Event counter mode Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Clock prescaler f C32 1/32 Reset ) set to “1” ...
Page 90
... Port output control is set by the function select registers A and B. MR1 Function varies with each operation mode MR2 MR3 TCK0 Count source select bit (Function varies with each operation mode) TCK1 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ”. 16 Low-order High-order 8 bits 8 bits ...
Page 91
... TA2P Timer A2 two-phase pulse signal processing select bit TA3P Timer A3 two-phase pulse signal processing select bit TA4P Timer A4 two-phase pulse signal processing select bit Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Address When reset 0347 ,0346 Indeterminate 16 16 ...
Page 92
... Bit symbol Bit name Nothing is assigned. When write, set "0". When read, their contents are indeterminate. CPSR Clock prescaler reset flag Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset Function 1 : Timer start When read, the value is “ ...
Page 93
... MR1 MR2 MR3 0 (Must always be fixed to “0” in timer mode) TCK0 Count source select bit TCK1 direction register to “0”. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER pin’s input signal IN pin’s polarity is reversed OUT When reset ...
Page 94
... Can be “0” or “1” select bit (addresses 0342 16 When “H”, the upcount is activated. Set the corresponding port function select register to I/O port, and port direction register to “0”. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 1.13.6 shows the timer Set value pin’ ...
Page 95
... TAi IN counts down rising and falling edges on the TAi TAi OUT Count up all edges TAi IN (i=3,4) Count up all edges Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER or TAi pin IN OUT n : Set value pin is “H” Down ...
Page 96
... For timer A2 and A4 mode registers, this bit can be “0” or “1”. signal processing operation select bit (address 0344 sure to set the event/trigger select bit (addresses 0342 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset ...
Page 97
... Figure 1.13.8. The relationship between the two-phase pulse (A phase and B phase) and the Z phase 16 and 034C ). The Z-phase must have a pulse width greater than 1 cycle 16 The pulse must be wider than this width. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ) is set to “1”, the counter can be reset by 16 ” to the 97 ...
Page 98
... Note that two timer A3 interrupt requests occur successively two times when timer A3 underflow and INT2 input reload are happened at the same timing. Do not use timer A3 interrupt request when this function is used m Becoming "0" at this timing. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ...
Page 99
... If timer overflow is selected, this bit can be “1” or “0” register to “0”. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 16 2 Function pin's input signal (Note 2) IN ...
Page 100
... If timer overflow is selected, this bit can be “1” or “0” register to “0”. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Function pin's input signal (Note 2) ...
Page 101
... – Cleared to “0” when interrupt request is accepted, or cleaerd by software , f ) C32 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 8 101 ...
Page 102
... Function varies with each operation mode MR1 MR2 MR3 TCK0 Count source select bit (Function varies with each operation mode) TCK1 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Data bus high-order bits Data bus low-order bits High-order 8 bits Low-order 8 bits Reload register (16) ...
Page 103
... Bit symbol Bit name Nothing is assigned. When write, set "0". When read, the value of these bits is indeterminate. CPSR Clock prescaler reset flag Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Address When reset 0351 , 0350 Indeterminate 16 ...
Page 104
... When write, set "0". When read in timer mode, its content is indeterminate Count source select bit TCK0 TCK1 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset 00XX0000 2 00XX0000 2 Function R (Note 1) ...
Page 105
... TCK0 Can be “0” or “1” Input from TBi Event clock select TCK1 1 : TBj overflow ( – 1; however when pin is selected as the event clock. IN Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Specification 2 2 Function R W (Note 2) ...
Page 106
... Note Timer has overflowed b7 b6 Count source select bit C32 timer Bi mode register. This flag cannot be set to “1” by software. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Function (Note 2) (Note 3) W ...
Page 107
... Cleared to “0” when interrupt request is accepted, or cleared by software. Transfer Transfer Transfer (measured value) (indeterminate (measured value) value) (Note 1) (Note 1) Cleared to “0” when interrupt request is accepted, or cleared by software. Mitsubishi microcomputers M16C/80 (100-pin version) group Transfer (measured value) (Note 1) (Note 2) Transfer (measured value) (Note 1) (Note 1) (Note 2) 107 ...
Page 108
... Falling edge of triangular waveform Output porality control bit 0 : Low active High active is valid when INV0 = 0 and INV1 = Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER R W Description (Note 1) , setting of port function select register, peripheral Description ...
Page 109
... Address When reset ICTB2 030D Indeterminate 16 Function Set occurrence frequency of timer B2 interrupt request "1" and three-phase motor control timer is operating, do not rewrite to this register. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset Function When reset 00 ...
Page 110
... Timer A3 count start flag TA4S Timer A4 count start flag TB0S Timer B0 count start flag TB1S Timer B1 count start flag TB2S Timer B2 count start flag Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Address When reset ,0348 Indeterminate 16 16 ,034A ...
Page 111
... Invalid in timer mode. MR3 When write, set "0". When read in timer mode, its content is indeterminate Count source select bit TCK0 TCK1 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Function ...
Page 112
... Setting “0” in this bit causes the ports to be the high causes one of the pairs of U phase and U 16 ___ Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER , the value is written to the 16 ). The timer can receive another ...
Page 113
... Preliminary Specifications REV.D Specifications in this manual are tentative and subject to change. Three-phase motor control timers’ functions Figure 1.15.5. Block diagram for three-phase waveform mode Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 113 ...
Page 114
... DU0 (bit 0 at 030A 16 ___ 16 , 0306 ), and starts outputting one-shot pulses. When timer A4 fin Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ). In this mode, each “1” is set to the effective interrupt 16 ) for setting the 16 ) provides the means to choose addition, set “ ...
Page 115
... Note 1: When INV14="0" (output wave Low active) Note 2: When INV14="1" (output wave High active) Note 3: Set to triangular wave modulation mode and to three-phase mode 1. Figure 1.15.6. Timing chart of operation ( Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ___ ___ The three-phase shift register p ...
Page 116
... DUB0 (bit 1 at 030A 16 ) allows you to output the waveforms as shown in Figure 1.15.7, that is, to ___ Timer B2 interrupt occurres. Rewriting three-phase buffer register Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ), and to DU1 (bit 0 at 030B 16 ___ ...
Page 117
... DUB0 (bit 1 at 030A timer B2 generates an interrupt, and timer A4 16 ___ ___ ___ Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ). In this mode, the 16 ) and the effective interrupt addition, set “0” ...
Page 118
... Data transfer is made from the three- phase buffer register to the three- Interrupt occurres. phase shift register in step with the Rewriting the value of timer A4. timing of the timer B overflow Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER The three-phase p shift register shifts in synchronization with the falling edge of timer A4 ...
Page 119
... Figure 1.15.9. Timing chart of operation (3) Interrupt occurres. Rewriting the value of timer A4. Rewriting three-phase output buffer register n Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Data transfer is made from the three- phase buffer register to the three- phase shift register in step with the timing of the timer B overflow ...
Page 120
... Possible Impossible Impossible Impossible Possible N-channel open CMOS output CMOS output drain output Impossible Impossible Possible Impossible Impossible Possible Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UART3 UART4 UART2 (Note 1) (Note 1) Possible Possible (Note 2) (Note 2) Possible Possible (Note 1) ...
Page 121
... Vcc CTS/RTS disabled CTS Values set to UART0 bit rate generator (BRG0 Values set to UART1 bit rate generator (BRG1 Values set to UART2 bit rate generator (BRG2) Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Receive Reception clock Transmit/ control circuit ...
Page 122
... CTS/RTS disabled RTS 4 CTS/RTS disabled CTS Values set to UART3 bit rate generator (BRG3 Values set to UART4 bit rate generator (BRG4) Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER TxD polarity reversing circuit Receive Reception clock ...
Page 123
... UART (8 bits) UART (9 bits) Clock synchronous UART (9 bits) type UART Clock UART (7 bits) synchronous type UART (7 bits) UART (8 bits) Clock synchronous type Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UARTi receive register UARTi receive ...
Page 124
... UART Clock UART UART(7 bits) synchronous (7 bits) type UART (8 bits) Clock synchronous type Error signal output disable Error signal output enable Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER UARTi receive register UARTi receive ...
Page 125
... U2BRG 0339 16 U3BRG 0329 16 U4BRG 02F9 16 Function Assuming that set value = n, BRGi divides the count source Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset Indeterminate Indeterminate Indeterminate Indeterminate Indeterminate R When reset Indeterminate Indeterminate Indeterminate Indeterminate ...
Page 126
... No reverse reverse bit 1 : Reverse Usually set to “0” 2 ” when I C mode is used. 2 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Function (During UART mode Transfer data 7 bits long Transfer data 8 bits long Transfer data 9 bits long ...
Page 127
... Transmit data is output at rising edge of transfer clock and receive data is input at falling edge 0 : LSB first 1 : MSB first (Note 3) Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Function R W (During UART mode ...
Page 128
... Transmit data is output at rising edge of transfer clock and receive data is input at falling edge 0 : LSB first 1 : MSB first (Note 3) Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Function R W (During UART mode ...
Page 129
... Continuous receive mode enabled Data logic select bit reverse 1 : Reverse Error signal output Must be fixed to “0” enable bit Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Function (During UART mode Transmission disabled 1 : Transmission enabled 0 : Data present in transmit buffer register ...
Page 130
... Auto clear function Must always be “0” select bit of transmit enable bit Must always be “0” Transmit start condition select bit underflow signal. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 2 Function (During UART mode Transmit buffer empty ( Transmission completed ...
Page 131
... UARTi initialize bit 0 : Disabled 1 : Enabled 0 : UARTi clock output SDA output inhibit bit 0 : Enabled 1 : Disabled (high impedance) Must set to "1" in selecting IIC mode. control bit Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset , 02F6 Function R ...
Page 132
... SDAi(TxD ) digital 2 DL0 delay time set bit (Note 1,2) DL1 DL2 (TxD ) output digital delay when using UART2 for I C interface Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset 000XXXXX 2 Function 000:Without delay 001:2-cycle of 1/f(X ) ...
Page 133
... UARTi transfer register is completed _ Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed to FF that is set to the UART bit rate generator Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER , 0368 f1, f8, f32 , 0368 ...
Page 134
... Whether to reverse data in writing to the transmission buffer register or reading the reception buffer register can be selected. This function is reversing TxD port output and RxD port input. All I/O data level is reversed. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Specification _______ _______ ...
Page 135
... CKDIR Internal/external clock select bit STPS PRY Invalid in clock synchronous serial I/O mode PRYE IOPOL TxD, RxD I/O polarity reverse bit (Note) Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset 00 16 Function Clock synchronous serial I/O mode ...
Page 136
... CTS/RTS function select bit (bit 2 at addresses 0364 032C , 02FC ) = “1” CTS/RTS disable bit (bit 4 at addresses 0364 032C , 02FC ) = “1” _______ _______ ________ Mitsubishi microcomputers _______ )= “0” 0368 , 0368 , “0” 036C , 033C ...
Page 137
... Read out from UARTi receive buffer register Meet the following conditions are met when the CLKi input before data reception = “H” Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Stopped pulsing because transfer enable bit = “0” D ...
Page 138
... Note: This applies when the CLK polarity select bit = “0”. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER , 036C 16 Note 1: The CLK pin level when not 7 transferring data is “H”. 7 Note 2: The CLK pin level when not transferring data is “ ...
Page 139
... Figure 1.17.6. Serial data logic switch timing _______ _______ ) CLK , 032D Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER and P6 ). (See Figure 1.17.5 CLK , bit 5 at address 033D 16 , 02FD ) = “1”, and writing to transmit ...
Page 140
... UARTi transfer register is completed - Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed to FF that is set to the UARTi bit rate generator Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER , 0368 , 0338 16 16 ...
Page 141
... This function is reversing logic value of transferring data. Start bit, parity bit and stop bit are not reversed. This function is reversing TxD port output and RxD port input. All I/O data level is reversed. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 141 ...
Page 142
... Valid when bit 6 = “1” select bit 0 : Odd parity 1 : Even parity PRYE Parity enable bit 0 : Parity disabled 1 : Parity enabled IOPOL TxD, RxD I/O polarity reverse reverse bit (Note Reverse Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Function When reset ...
Page 143
... CTS/RTS disable bit (bit 4 at addresses 0364 02FC ) = “1” 16 ________ Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Method of selection direction register (bits 2 and 6 at address 7 , bit 1 and 7 at address 03C7 )= “0” ...
Page 144
... frequency of BRGi count source ( frequency of BRGi count source (external clock) EXT n : value set to BRGi Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Stopped pulsing because transmit enable bit = “0” ...
Page 145
... RTS0 ( CTS0 ( _______ _______ Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Stop bit _______ _______ ) and CTS/RTS disable bit (bit OUT CTS RTS _______ 145 ...
Page 146
... Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ) is assigned 1, data is inverted Start bit P : Even parity SP : Stop bit Start bit SP : Stop bit ...
Page 147
... On the transmission side, a parity error is detected by the level of input to the RxD pin when a transmission interrupt occurs to FF that is set to the UARTi bit rate generator. 16 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER , 0328 , 02F8 = “101 16 ...
Page 148
... Cleared to “0” when interrupt request is accepted, or cleared by software frequency of BRGi count source ( frequency of BRGi count source (external clock) EXT n : value set to BRGi and RxD are connected Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (Note ...
Page 149
... In step with this function, the generation Hi Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER , 032D ) assigned “1”, you can output Start bit P : Even Parity SP : Stop bit ...
Page 150
... Figure 1.19.4 shows the example of connecting the SIM interface. Connect TxDi and RxDi and apply pull- up. Microcomputer Note :TxD pin is N-channel open drain and needs a pull-up resistance. Figure 1.19.4. Connecting the SIM interface 150 (Note) TxD i RxD i Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER SIM card ...
Page 151
... UARTi reception 15ns Reading the terminal when 0 is assigned to the direction register H level (when 0 is assigned to the CLK polarity select bit mode is in use. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER and 02F7 ) is set to “1”, the ...
Page 152
... SCL wait output bit UARTi clock output SDA output inhibit bit 0 : Enabled 1 : Disabled (high impedance) Start/stop condition Must set to "1" in selecting IIC mode. control bit Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset Function (During UART mode) Must always be “ ...
Page 153
... With IICM set to 1, the port terminal readable IICM=0 even assigned to P7 I/0 Timer 2 C mode ) 16 in this mode. Furthermore, interrupt factors for the bus 0 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER To DMAi UART2 IICM=0 or IICM2=1 transmission/NACK interrupt request IICM=1 and IICM2=0 To DMAi ...
Page 154
... H state. The stop condition detection interrupt is generated when the ) is detected while the SCL2 pin ( set to “1” when a conflict is detected. With the 16 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ) is detected the H state. ...
Page 155
... Transmit start condition select bit (Bit 6 of the UARTi special mode register normal state CLKi TxDi Enabling transmission With "1: falling edge of RxD CLKi TxDi RxDi Figure 1.20.3. Some other functions added " selected i Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 1: Timer A0 underflow 155 ...
Page 156
... Bit 6 is the SDA output disable bit. When this bit is set to “1”, the SDA2 pin is forcefully made high impedance. To overwrite this bit the rise of the UART2 transfer clock. The arbitration lost detection flag may be set. 156 M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ) 16 Mitsubishi microcomputers ...
Page 157
... Rising edge of the last bit of re- ceive clock Rising edge of the last bit of re- ceive clock Set up time ) 16 ) delay cycles. IN Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER IICM = 1 2 UART2 transfer (rising edge of ) Acknowrege detect (ACK) Acknowrege detect (ACK) ...
Page 158
... P9 CLK ) RxD ) TxD ) 2( 3 _____ and 02F8 16 and 02F5 [ 4]) to “1” _____ Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER _____ IC2 CLK ) STxD ) SRxD ) 2( 3 M16C/80 (S) IC3 ...
Page 159
... DL0 delay time set bit (Note 1,2) DL1 DL2 (TxD ) output digital delay when using UART2 for I C interface Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset 00000000 2 00000000 2 Function function enable 0: Without clock delay ...
Page 160
... Figure 1.20.7. The transmission and reception timing in master mode (internal clock) 160 M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Mitsubishi microcomputers and 02F5 [ 4]) and bit and 02FC [ 4]), four 16 16 and 02FC [ 4 and 16 ...
Page 161
... Figure 1.20.9. The transmission and reception timing (CKPH=1) in slave mode (external clock) M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Mitsubishi microcomputers High- inpedance High- inpedance 161 ...
Page 162
... AD 8-bit resolution cycles, 10-bit resolution frequency must be under 10 MHz by dividing. AD frequency to 250kHz min. AD frequency to 1MHz min. AD Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER /divide-by =f =f(X ) ...
Page 163
... A-D control register 1 (address 0397 16 A-D control register 0 (address 0396 16 Decoder CH2,CH1,CH0=000 CH2,CH1,CH0=001 CH2,CH1,CH0=010 CH2,CH1,CH0=011 OPA1,OPA0=0,0 CH2,CH1,CH0=100 CH2,CH1,CH0=101 CH2,CH1,CH0=110 CH2,CH1,CH0=111 OPA1,OPA0=1,1 OPA0=1 OPA1,OPA0=0,1 OPA1=1 Mitsubishi microcomputers AD A-D conversion rate selection ) ) V ref Comparator V IN OPA1, OPA0 Normal operation ANEX0 ANEX1 External op-amp mode 163 ...
Page 164
... ANEX0 input is A-D converted(Note ANEX1 input is A-D converted(Note 5) OPA1 External op-amp connection mode(Note over 10 MHz, the f frequency must be under 10 MHz by dividing. AD Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 2 Function selected ...
Page 165
... During 10-bit mode Two high-order bits of A-D conversion result • During 8-bit mode When read, the content is indeterminate Nothing is assigned. When write, set "0". When read, their content is "0". Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset XXXXXXX0 2 ...
Page 166
... ANEX0 input is A-D converted(Note ANEX1 input is A-D converted(Note 5) OPA1 External op-amp connection mode(Note over 10 MHz, the f frequency must be under 10 MHz by dividing Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 2 Function is selected 0 is selected 1 ...
Page 167
... ANEX0 input is A-D converted(Note ANEX1 input is A-D converted(Note 5) OPA1 External op-amp connection mode(Note over 10 MHz, the f frequency must be under 10 MHz by dividing Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 2 Function is selected 0 is selected 1 ...
Page 168
... ANEX0 input is A-D converted(Note 5) bit (Note ANEX1 input is A-D converted(Note External op-amp connection mode(Note over 10 MHz, the f frequency must be under 10 MHz by dividing Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER (4 pins pins ...
Page 169
... ANEX0 input is A-D converted(Note 5) bit (Note ANEX1 input is A-D converted(Note External op-amp connection mode(Note over 10 MHz, the f frequency must be under 10 MHz by dividing Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER to AN5 (6 pins Function trigger ...
Page 170
... ANEX0 and ANEX1 are not used(Note 4) connection mode ANEX0 input is A-D converted(Note 5) bit (Note ANEX1 input is A-D converted(Note External op-amp connection mode(Note over 10 MHz, the f frequency must be under 10 MHz by dividing Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ...
Page 171
... ANEX0 ANEX1 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ) to “1”. When 16 and ANEX “1” and bit 7 is “0”, input via ANEX ) is “0” and bit 7 is “1”, input via ANEX ...
Page 172
... Analog output pin Data bus low-order bits D-A register i ( R-2R resistance ladder Figure 1.22.1. Block diagram of D-A converter 172 Performance R-2R method 8 bits 2 channels (Address 0398 D-Ai output enable bit ( Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER , 039A ) ...
Page 173
... Indeterminate Function Output value of D-A conversion "1" ", and prevent current flowing to the R-2R resistance. 16 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset 00 16 Function R W When reset " ...
Page 174
... Symbol Address b0 CRCD 037D Function CRC calculation result output register Symbo CRCIN Function Data input register Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER generate CRC code. (Addresses 037D , 037C ) 16 16 When reset , 037C Indeterminate 16 16 ...
Page 175
... LSB CRC input register After CRC calculation is complete b0 CRC data register 0A41 16 Stores CRC code Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER [037D , 037C ] 16 16 CRCIN [037E ] 16 CRCD [037D , 037C ] ...
Page 176
... Bit symbol Bit name XYC0 Read-mode set bit XYC1 Write-mode set bit Nothing is assigned. When write, set "0". When read, the value of these bits is indeterminate. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset XXXXXX00 2 Function 0 : Data conversion ...
Page 177
... X4 register (0002C8 ) 16 X3 register (0002C6 ) 16 X2 register (0002C4 ) 16 X1 register (0002C2 ) 16 X0 register (0002C0 ) 16 b15 Bit of Xi register Y0-Reg Y10 Y11 Y12 Y13 Y14 Y15 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ). register) 177 ...
Page 178
... X0,Y0 register (0002C0 ) 16 b15 ) is “0” and data is written to the Xi register, the bit “1” and data is written to the Xi register, the bit 16 b15 b15 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER b0 Bit of Xi register Bit of Yi register ). ...
Page 179
... RAS and CAS change to "H" and then normal operation (read/write, refresh) is resumed. In Stop mode, there is no control. 0005 ). When selecting 8-bit bus width, CASH is indeterminate. 16 DRAM controller begins executing after writing to this register. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER are “11 16 When reset ...
Page 180
... A17 A16 A15 A14 A21 4MB, 8MB (Note 2) bits that change according to selected mode (8-bit/16-bit bus mode, DRAM Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER MA5 MA2 MA1 MA0 MA4 MA3 (A9) (A13) (A12) (A11) (A10) ...
Page 181
... REFCNT0 REFCNT1 REFCNT2 REFCNT3 REFCNT4 REFCNT5 REFCNT6 REFCNT7 Refresh interval = BCLK frequency X (refresh interval set bit + Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset Indeterminate R Function 1.6 µ 3.2 µ 4.8 µ ...
Page 182
... M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ;DRAM ignored, one wait is selected ;Set self-refresh, select 4MB and one wait ;Two nops are needed ; ;Disable self-refresh, DRAM ignored, one wait is ;selected ;Select 4MB and one wait ;Inhibit instruction to access DRAM area Mitsubishi microcomputers ...
Page 183
... Note : Only CASL is operating in 8-bit data bus width. Figure 1.25.4. The bus timing during DRAM access (1) Column Column address 2 address 1 Column Column address 1 address 2 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Column address 3 Column address 3 183 ...
Page 184
... Note : Only CASL is operating in 8-bit data bus width. Figure 1.25.5. The bus timing during DRAM access (2) 184 Column Row Column Column address 1 address 2 address 3 Column Column Column Row address 1 address 2 address 3 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Column address 4 Column address 4 ...
Page 185
... RAS CASH CASL "H" DW Note : Only CASL is operating in 8-bit data bus width. Figure 1.25.6. The bus timing during DRAM access (3) < CAS before RAS refresh cycle > < Self refresh cycle > Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER 185 ...
Page 186
... Each bit of this register corresponds to each pin that functions for both port output and peripheral function output. 186 M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ). Each port can be set independently for Mitsubishi microcomputers is 5 ...
Page 187
... The port control register functions similarly to the above also in the case in which port P1 can be used as a port when the bus width in the full external areas comprises 8 bits in either microprocessor mode or in memory expansion mode. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER ...
Page 188
... Data bus Port latch Pull-up selection Direction register Data bus Port latch Input to respective peripheral functions Pull-up selection Direction register Data bus Port latch Input to respective peripheral functions Mitsubishi microcomputers M16C/80 (100-pin version) group Port P1 control register bit 0 Port P1 control register bit 0 ...
Page 189
... Input to respective peripheral functions Note : P5 is connected to clock output function select bit. 3 Data bus NMI interrupt input Function select register A Direction register Data bus Port latch Input to respective peripheral functions Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Pull-up selection 189 ...
Page 190
... Input to respective peripheral functions Function select register A Direction register Output from respective peripheral functions Data bus Port latch Input to respective peripheral functions Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Analog input Pull-up selection Analog input D-A output enabled Pull-up selection Analog input ...
Page 191
... Nothing is assigned. This bit can either be set nor reset. When read, its content is indeterminate. PD8_6 Port P8 direction register 6 PD8_7 Port P8 direction register 7 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Address When reset , 03E3 , 03E6 , 03E7 , ...
Page 192
... Bit name Port P80 register Port P81 register Port P82 register Port P83 register Port P84 register Port P85 register Port P86 register Port P87 register Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Address When reset , 03E4 , 03E5 , Indeterminate ...
Page 193
... TA0 output 2) OUT TA1 output OUT V phase output output W phase output output output U phase output ST D output X 3 output 3) output output X 4 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER Periphral output function 3 V phase output 193 ...
Page 194
... PS1_5 Port P7 function select bit 5 PS1_6 Port P7 function select bit 6 Nothing is assigned. When write, set "0". When read, the content is indeterminate. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset 0X000X00 2 Function I/O port 1 : RTS0 output 0 : I/O port ...
Page 195
... PS3_5 Port P9 function select bit 5 PS3_6 Port P9 function select bit 6 PS3_7 Port P9 function select bit 7 Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset XXXXXX00 2 Function I/O port 1 : Peripheral function output (PSL2_0 enabled I/O port phase output When reset ...
Page 196
... PS1_4 = 1) Symbol Address PSL2 03B6 16 Bit symbol Bit name PSL2_0 Port P8 peripheral function select 0 bit (Enabled when PS2_0 = 1) Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset XXX0XXXX 2 Function RTS1 output 1 : CLKS1 output When reset XXX000X0 ...
Page 197
... Key input interrupt disable bit (Note 2) regardless of port input and setting of interrupt control register. When changing this bit, set key input interrupt disabled by key input interrupt control register. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset XXXXXXXX ...
Page 198
... pull- and P7 are N-channel open drain ports, pull-up is not available for them Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset 00 16 Function R W The corresponding port is pulled high with a pull-up resistance 0 : Not pulled high ...
Page 199
... When write, set "0". When read, their contents are indeterminate. microprocessor mode, do not set the port control register. However possible to select the CMOS port or N-channel open drain to the usable port as I/O port by setting. Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER When reset ...
Page 200
... IN Microcomputer Port P6 to P10 (except for P8 · · · Open Open memory expansion mode or in microprocessor mode Mitsubishi microcomputers M16C/80 (100-pin version) group SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER via a resistance SS via a resistance (Input mode) · · · · · ...