NM93C66LM8X Fairchild Semiconductor, NM93C66LM8X Datasheet
NM93C66LM8X
Available stocks
Related parts for NM93C66LM8X
NM93C66LM8X Summary of contents
Page 1
... Microcontrollers and Microprocessors. There are 7 instructions implemented on the NM93C66 for various Read, Write, Erase, and Write Enable/Disable operations. This device is fabricated using Fairchild Semiconductor floating-gate CMOS process for high reliability, high endurance and low power consumption. “LZ” and “L” versions of NM93C66 offer very low standby current making them suitable for low power applications ...
Page 2
Pins designated as "NC" are typically unbonded pins. However some of them are bonded for special testing purposes. Hence if a signal is applied to these pins, care should be taken that the voltage applied on these pins does not ...
Page 3
Ambient Storage Temperature All Input or Output Voltages with Respect to Ground Lead Temperature (Soldering, 10 sec.) ESD rating I Operating Current CCA I Standby Current CCS I Input Leakage IL I Output Leakage OL V Input Low Voltage IL ...
Page 4
Ambient Storage Temperature All Input or Output Voltages with Respect to Ground Lead Temperature (Soldering, 10 sec.) ESD rating I Operating Current CCA I Standby Current CCS L LZ (2.7V to 4.5V) I Input Leakage IL I Output Leakage OL ...
Page 5
This is an active high input pin to NM93C66 EEPROM (the device) and is generated by a master that is controlling the device. A high level on this pin selects the device and a low level deselects the device. All ...
Page 6
A typical Microwire cycle starts by first selecting the device (bringing the CS signal high). Once the device is selected, a valid Start bit (“1”) should be issued to properly recognize the cycle. Following this, the 2-bit opcode of appropriate ...
Page 7
The Erase all instruction will program all locations to a logical “1” state. Input information (Start bit, Opcode and Address) for this WDS instruction should be issued as listed under Table1. After inputting the last bit of data (A0 bit), ...
Page 8
SYNCHRONOUS DATA TIMING SKS CSS SK t DIS Valid Input DI DO (Data Read (Status Read) READ CYCLE (READ Star t Opcode Bit Bits(2) DO 93C66: Address bits patter ...
Page 9
WRITE DISABLE CYCLE (WDS ...
Page 10
ERASE CYCLE (ERASE ...
Page 11
All lead tips Typ. All Leads NM93C66 Rev. E 0.189 - 0.197 (4.800 ...
Page 12
Pin #1 IDENT 0.0433 Max (1.1) 0.0256 (0.65) Typ. Notes: Unless otherwise specified 1. Reference ...
Page 13
... Fairchild's products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Fairchild Semiconductor Corporation. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support ...