TC55NEM208AFTN70 TOSHIBA Semiconductor CORPORATION, TC55NEM208AFTN70 Datasheet

no-image

TC55NEM208AFTN70

Manufacturer Part Number
TC55NEM208AFTN70
Description
TC55NEM208AFTN70TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet
TENTATIVE
524,288-WORD BY 8-BIT STATIC RAM
DESCRIPTION
words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a
single 5V
current of 3 mA/MHz (typ) and a minimum cycle time of 55 ns. It is automatically placed in low-power mode at 1 A
standby current (typ) when chip enable ( CE ) is asserted high. There are two control inputs. CE is used to select
the device and for data retention control, and output enable ( OE ) provides fast memory access. This device is well
suited to various microprocessor system applications where high speed, low power and battery backup are required.
And, with a guaranteed operating range of
environments exhibiting extreme temperature conditions. The TC55NEM208AFPN/AFTN is available in a
standard plastic 32-pin small-outline package (SOP) and normal and reverse pinout plastic 32-pin
thin-small-outline package (TSOP).
FEATURES
PIN ASSIGNMENT
The TC55NEM208AFPN/AFTN is a 4,194,304-bit static random access memory (SRAM) organized as 524,288
Low-power dissipation
Operating: 15 mW/MHz (typical)
Single power supply voltage of 5 V
Power down features using CE .
Data retention supply voltage of 2.0 to 5.5 V
Direct TTL compatibility for all inputs and outputs
Wide operating temperature range of 40° to 85°C
Standby Current (maximum):20 A
32 PIN SOP &
GND
I/O1
I/O2
I/O3
A18
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
(AFPN/AFTN)
10% power supply. Advanced circuit technology provides both high speed and low power at an operating
TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
TSOP
V
A15
A17
R/W
A13
A8
A9
A11
OE
A10
CE
I/O8
I/O7
I/O6
I/O5
I/O4
(TOP VIEW)
DD
10%
40° to 85°C, the TC55NEM208AFPN/AFTN can be used in
PIN NAMES
Access Times (maximum):
Package:
TC55NEM208AFPN/AFTN55,70
SOP32-P-525-1.27 (AFPN)
TSOP II32-P-400-1.27 (AFTN) (Weight:
Access Time
I/O1~I/O8
CE Access Time
OE Access Time
A0~A18
GND
R/W
V
OE
CE
DD
Address Inputs
Read/Write Control
Output Enable
Chip Enable
Power ( 5 V)
Data Inputs/Outputs
Ground
TC55NEM208AFPN/AFTN
55 ns
55 ns
30 ns
2002-09-18 1/10
55
(Weight:
70 ns
70 ns
35 ns
70
g typ)
g typ)

Related parts for TC55NEM208AFTN70

TC55NEM208AFTN70 Summary of contents

Page 1

TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 524,288-WORD BY 8-BIT STATIC RAM DESCRIPTION The TC55NEM208AFPN/AFTN is a 4,194,304-bit static random access memory (SRAM) organized as 524,288 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, ...

Page 2

BLOCK DIAGRAM A11 A14 A15 A16 A18 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 I/O8 OE R/W CE OPERATING MODE MODE Read Write Output Deselect Standby * = don't care H = logic high ...

Page 3

DC RECOMMENDED OPERATING CONDITIONS SYMBOL V Power Supply Voltage DD V Input High Voltage IH V Input Low Voltage IL V Data Retention Supply Voltage 2.0 V when measured at a pulse width ...

Page 4

AC CHARACTERISTICS AND OPERATING CONDITIONS READ CYCLE SYMBOL t Read Cycle Time RC t Address Access Time ACC t Chip Enable Access Time CO t Output Enable Access Time OE t Chip Enable Low to Output Active COE t Output ...

Page 5

TIMING DIAGRAMS (See Note 1) READ CYCLE Address A0~A18 OUT Hi-Z I/O1~8 WRITE CYCLE 1 (R/W CONTROLLED) Address A0~A18 R OUT I/O1 I/O1~8 TC55NEM208AFPN/AFTN55, ACC ...

Page 6

WRITE CYCLE CONTROLLED) Address A0~A18 R OUT Hi-Z I/O1 I/O1~8 Note: (1) R/W remains HIGH for the read cycle. ( goes LOW coincident with or after R/W goes LOW, the outputs ...

Page 7

DATA RETENTION CHARACTERISTICS SYMBOL V Data Retention Supply Voltage DH I Standby Current DDS2 t Chip Deselect to Data Retention Mode Time CDR t Recovery Time R CE CONTROLLED DATA RETENTION MODE GND ...

Page 8

PACKAGE DIMENSIONS Weight: g (typ) TC55NEM208AFPN/AFTN55,70 2002-09-18 8/10 ...

Page 9

PACKAGE DIMENSIONS Weight: g (typ) TC55NEM208AFPN/AFTN55,70 2002-09-18 9/10 ...

Page 10

RESTRICTIONS ON PRODUCT USE TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress the ...

Related keywords