PEB3445EV2.1 Infineon Technologies AG, PEB3445EV2.1 Datasheet
PEB3445EV2.1
Related parts for PEB3445EV2.1
PEB3445EV2.1 Summary of contents
Page 1
...
Page 2
... Edition 2000-09-27 Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany © Infineon Technologies AG 9/27/00. All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein ...
Page 3
...
Page 4
PEB 3445 E Revision History: Previous Version: Page Subjects (major changes since last revision) Changed document to new documentation guidelines. 23 Recommendation for demultiplexed bus operation added to signal LALE. 57 Added table content which was missing in previous version. ...
Page 5
Data Sheet 5 PEB 3445 E PEF 3445 E 2000-09-27 ...
Page 6
Data Sheet 6 PEB 3445 E PEF 3445 E 2000-09-27 ...
Page 7
Table of Contents 1 M13FX Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 8
Loss of Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 9
C-Bit Path Maintenance (HDLC) Registers . . . . . . . . . . . . . . . . . . . . . 172 8 Electrical Characteristics . . . . . . . . . ...
Page 10
Data Sheet 10 PEB 3445 E PEF 3445 E 2000-09-27 ...
Page 11
List of Figures Figure 1 Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 12
Figure 42 DS3 Receive Stuff Bit Timing 199 Figure 43 ...
Page 13
List of Tables Table 1 M12 multiplex format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 14
Data Sheet 14 PEB 3445 E PEF 3445 E 2000-09-27 ...
Page 15
M13 Multiplexer and DS3 Framer M13FX V1.1 1 M13FX Overview The M13FX integrates a DS3 framer, with a M13 multiplexer, a tributary interchanger/ line selector and 32 serial line interfaces for DS1/E1/J1 lines with 4:28 line protection capability ...
Page 16
Power consumption: 340mW (typical) • Also available as device with extended temperature range -40..+85°C 1.1.1 M23 Multiplexer and DS3 Framer • Multiplexing/demultiplexing of seven DS2 into/from M13 asynchronous format according to ANSI T1.107, ANSI T1.107a • Multiplexing/demultiplexing of seven ...
Page 17
Bit Error Rate Tester • User specified PRBS or Fixed Pattern with programmable length bits and programmable feedback tap (PRBS only) • Optional Bit Inversion • Two error insertion modes: Single or programmable bit rates ...
Page 18
Logic Symbol • TCLKO44 Transmit TCLK44 Line TD44P Interface TD44N Receive RCLK44 Line RD44P Interface RD44N TDI TDO JTAG TMS TCK TRST Figure 1 Logic Symbol Data Sheet M13FX PEB 3445 E PEF 3445 E Microprocessor DMA interface Support ...
Page 19
Typical Applications Typical applications for the M13FX support of channelized DS3 with serial line interfaces on the low speed side. The system partitioning due to ORB compliance may allow usage in following systems: • Terminal Multiplexers with DS1/E1 and ...
Page 20
Pin Description 2.1 Pin Diagram (top view NC23 RTD(25) VDD25 TTD(24) TTD(23) W RTC(26) TTD(26) RTC(25) RTD(24) TTC(24) V RTD(27) RTD(26) TTC(26) TTD(25) RTC(24) U VDD25 TTC(27) TTD(27) VSS TTC(25) T RTC(28) TTD(28) ...
Page 21
Pin Definitions and Functions Signal Type Definitions: I Input is a standard input- only signal. O Totem Pole Output is a standard active driver. I/O I bidirectional, tri-state input/output pin. o/d Open Drain allows multiple devices to ...
Page 22
Local Microprocessor Interface • Pin No. Symbol D16 RST J17 IM H20 DBW E17, C20, D19, LA(7:0) E18, E19, F18, G17, E20 B11, A12, B12, LD(15:0) C12, A13, B13, C13, A14, C14, A15, B15, D14, A16, B16, C16, A17 ...
Page 23
Pin No. Symbol F20 LALE H18 LRD or LDS G20 LWR or LRDWR J20 LINT Data Sheet Input (I) Output (O) I Address Latch Enable The address information provided on address lines LA(7:0) is internally latched with the falling edge ...
Page 24
Pin No. Symbol G19 LBHE or LBLE J18 DRR K19 RMC J19 DRT K18 TXME Data Sheet Input (I) Output (O) I Byte High Enable (Intel Bus Mode) If 16-bit bus interface mode is enabled, this signal indicates a data ...
Page 25
Serial Interface • Pin No. Symbol DS3 Serial Interface Signals B10 TCLK44 C10 TCLKO44 A11 TD44 or TD44P A10 TD44N C9 RCLK44 Data Sheet Input (I) Function Output (O) I DS3 Transmit Clock Input This clock provides a reference ...
Page 26
Pin No. Symbol A9 RD44 or RD44P B9 RD44N DS3 Overhead Interface B5 TOVHCK A4 TOVHD C5 TOVHDEN Data Sheet Input (I) Function Output (O) I DS3 Receive Data This unipolar serial data input represents the DS3 signal. RD44 can ...
Page 27
Pin No. Symbol B4 TOVHSYN D5 TSBCK A3 TSBD C4 ROVHCK B3 ROVHD Data Sheet Input (I) Function Output (O) I/O Transmit Overhead Synchronization TOVHSYN provides the means to align TOVHD to the first M-frame of the DS3 signal or ...
Page 28
Pin No. Symbol B2 ROVHSYN C3 RSBCK A2 RSBD DS1/E1 Interface Signals, DS3 System Interface Signals L20, M19, N18, RTC(32:1) R20, T20, T17, W20, W18, V16, U14, Y15, Y13, Y12, Y11, W9, W8, V7, Y5, Y3, Y2, T4, U1, T1, ...
Page 29
Pin No. Symbol K20, M20, N19, RTD(32:1) P18, R18, V20, V19, Y19, W17, V15, V14, W13, W12, W11, Y9, Y8, W7, V6, Y4, W4, U3, T3, P4, P2, N1, M1, K1, J2, H2, F1, E1 RTD(1) Data ...
Page 30
Pin No. Symbol L19, M17, P19 , TTC(32:1) P17, T18, U19, V18, U16, W16, W15, Y14, V12, V11, V10, U9, Y7, W6, V5, V4, W1, U2, R3, P3, N2, M2, L2, J1, H1, G2, F3, D1 TTC(1) ...
Page 31
Test interface • Pin No. Symbol C17 TCK B18 TMS B19 TDI A19 TDO B17 TRST D7 SCANEN Data Sheet Input (I) Function Output (O) I JTAG Test Clock This pin is connected with an internal pull- up resistor. ...
Page 32
Power Supply, Reserved Pins and No-connect Pins • Pin No. Symbol A1, D4, D8 D13, D17, H4, H17, N4, N17, U4, U8, U13, U17, J9, J10, J11, J12, K9, K10, K11, K12, L9, L10, L11, L12, M9, ...
Page 33
General Overview 3.1 Block Diagram • TSBCK TSBD TOVHSYN TOVHDEN TOVHD TOVHCK Figure 4 Block Diagram Data Sheet Remote Loop Loop Local Local Loop Remote Loop Local/Remote Loop 33 PEB 3445 E PEF 3445 E General Overview TRST TCK ...
Page 34
Block Description 32 port line selector/tributary mapper This structure allows the user to connect any DS1/E1 signal to a specified tributary of any M12 module. Therefore it maps 32 DS1/E1 signals into 28 DS1 time slots ...
Page 35
The test unit also has single/multi bit error insertion for testing and diagnostics and supports framed DS3, framed/unframed DS2 and framed/unframed DS1/E1 error insertion. Data Sheet 35 PEB 3445 E PEF 3445 E General Overview 2000-09-27 ...
Page 36
Functional Description 4.1 Remote and Local Loops 4.1.1 Local Loops Local loops are provided on DS3 and DS1 level on a per port/tributary basis. In the local loop the outgoing bit stream of a port/tributary is mirrored to the ...
Page 37
DS2 signals are looped after the M23 stage the of the M13FX. Finally the DS1/E1 line loopback mode mirrors one or more incoming lines. Tributary data provided via the low speed serial interface is replaced by the mirrored data ...
Page 38
B3ZS Code In the B3ZS line code each block of three consecutive zeros is replaced by either of two replacements codes which are B0V and 00V, where B represents a pulse which applies to the bipolar rule (‘+1’ or ...
Page 39
Tributary Mapper The tributary mapper connects any of the 28 low speed tributaries to any of the 32 DS1/ E1 low speed interfaces. A DS3 tributary consists of seven DS2 tributaries. Each DS2 tributaries consists of four DS1 tributaries ...
Page 40
Transmit Path Figure 8 shows the DS1/E1 transmit part of the M13FX. Each M12 multiplexer is assigned one input switch which maps 4 out of 32 input signals to the four inputs of the M12 multiplexer. The multiplexer as well ...
Page 41
From Transmit Path 0 M12 1 Demux M12 1 Demux Figure 9 Tributary Mapper (Receive Direction) Data Sheet To Transmit Path + ...
Page 42
M12 Multiplexer/Demultiplexer and DS2 framer The M12 multiplexer and the DS2 framer can be operated in two modes: • M12 multiplex format according to ANSI T1.107 • ITU-T G.747 format 4.4.1 M12 multiplex format The framing structure of the ...
Page 43
Synchronization Procedure The integrated DS2 framer searches for the frame alignment pattern ’01’ and the multiframe alignment pattern in each of the seven DS2 frames which are contained in a DS3 signal. Frame alignment is declared, when the DS2 ...
Page 44
Alarm Indication Signal Detection AIS is declared, when the AIS condition (the received DS2 data stream contains an all ‘1’ signal with less then 3/9 zeros within 3156 bits while the DS2 framer is out of frame) is present ...
Page 45
ITU-T G.747 format The multiplexing frame structure is shown in Table 2. Table 2 ITU-T G.747 format Set I Frame Alignment Signal 111010000 Bits from tributaries II Alarm indication to the remote multiplex equipment Parity Bit Reserved ITU-T Bits ...
Page 46
Multiplexer The multiplexer combines three E1 signals to form a DS2 signal. Stuffing bits are inserted and the case that not enough data is available. 4.4.2.3 Parity Bit Detection The receiver optionally calculates the ...
Page 47
M23 multiplexer and DS3 framer The DS3 path of the M13FX can be operated in three modes: • M23 multiplex format • C-bit parity format with modified M23 multiplex operation • Full payload rate format 4.5.1 M23 multiplex format ...
Page 48
X The X-bits are used for transmission of asynchronous in-service messages. Both X-bits must be identical and may not change more than once every second. [84] These bits represent a data block, which consists of 84 bits. [84] consists of ...
Page 49
Alarm Indication Signal, Idle Signal Detection Alarm indication signal or Idle signal is declared, when the selected signal format was received with less than 8/15 bit errors (selectable via bit D3RAP.AIS) for at least one multiframe. The alarm indication ...
Page 50
C-bit parity format The framing structure of the C-bit parity format is shown in Table 3. The assignment of the information bits [84] is identical to the M23 multiplex format, but the function of the C-bits is redefined for ...
Page 51
FEBE The far end block error bits indicate a CP-bit parity error or a framing error. They are used to monitor the performance of a DS3 signal. Upon detection of either error in the incoming data stream the FEBE-bits are ...
Page 52
Far End Alarm and Control Channel The Far End Alarm and Control Channel is handled via an internal BOM controller (see Chapter 4.6, Signalling Controller). The following byte format is assumed (the left most bit is received first): 111111110xxxxxx0 ...
Page 53
Loss of Signal Detection Loss of signal is declared, when the incoming data stream contains more than 175 consecutive ’0’s. Recovery Loss of signal is removed, when two or more ones are detected in the incoming data stream. 4.5.2.8 ...
Page 54
Full Payload Rate Format In full payload rate format the DS3 multiframe structure can be selected according to M13 multiplex structure or C-bit parity structure. In either case the data blocks [84] carry one continuous data stream which is ...
Page 55
Signalling Controller The signalling controller provides access to the Far End Alarm and Control Channel and to the C-bit Parity Path Maintenance Data Link Channel. Note: The C-bit parity path maintenance data link channel and the far end alarm ...
Page 56
Data Transmission Transmission of BOM data is done by using a transparent mode of the signalling controller. After having written bytes to the transmit FIFO, the command ’Start Transmission, Enable Automatic Repetition’ via the handshake register FHND ...
Page 57
Maintenance data link channel are named PRFF and PXFF respectively. The FIFOs of the Far End Alarm and Control Channel are named FRFF and FXFF. FIFO status and commands are exchanged using the port status registers PPSR (FPSR) and the ...
Page 58
B 00100 B 00101 B Note: For a description of the status information refer to After the received data has been read from the FIFO, the receive FIFO has to be released by the CPU with the command ’Receive ...
Page 59
Link). If the transmit command does not include a ’Transmit Message End’ indication (FHND.XME, PHND.XME), the signalling controller will repeatedly request for the next data block by means of a XPR interrupt as soon as the transmit FIFO becomes free. ...
Page 60
DMA Supported Data Transmission The C-bit parity Path Maintenance Data Link Channel supports additionally DMA signals to optimize data transfers to and from the internal FIFOs. Request signals for transmit and receive direction indicate free respectively available channel data. ...
Page 61
Then the next data transfer is the first byte of a new message. The M13FX automatically appends the CRC and the flags between messages. • C-bit Parity Path ...
Page 62
Test Unit The test unit of the M13FX incorporates a test pattern generator and a test pattern synchronizer which can be attached to different test points as shown in Figure 14. Controlled by a small set of registers it ...
Page 63
N Pattern length X Feedback Tap Figure 15 Pattern Generator Bit Error Insertion The test unit provides the optional capability to insert bit errors in the range of 10 error in 10.000.000 bits External Bit ...
Page 64
Interrupt Interface Special events in the M13FX are indicated by means of a single interrupt output with programmable characteristics (open drain, push-pull, active low/high), which requests the CPU to read status information or to transfer to/from the M13FX. Since ...
Page 65
Interface Description 5.1 Local Microprocessor Interface The Local Microprocessor Interface is a demultiplexed/multiplexed switchable Intel or Motorola style interface with 16-bit bus interface. 5.1.1 Intel Mode The Intel mode supports a 16- or 8-bit bus interface ...
Page 66
Read Cycle (16 Bit) LA(7:0) LBHE LCS LRD LWR LD(15:0) Figure 16 Intel Bus Mode (Demultiplexed Bus Operation) • Read Cycle (16 Bit) LA(7:0) Addr. LD(15:0) LALE LBHE LCS LRD LWR Figure 17 Intel Bus Mode (Multiplexed Bus Operation) ...
Page 67
Motorola Mode The Motorola bus mode supports a 16- or 8-bit bus interface with demultiplexed or multiplexed bus operation. For multiplexed bus operation LA(7:0) must be connected to LD(7:0). The M13FX uses the port pins LA(7:0) for the 8 ...
Page 68
LA(7:0) LBLE LCS LDS LRDWR LD(15:0) Figure 18 Motorola Bus Mode (Demultiplexed Bus Operation) • Read Cycle (8 bit) LA(7:0) Addr. LD(15:0) LALE LBLE LCS LDS LRDWR Figure 19 Motorola Bus Mode (Multiplexed Bus Operation) Data Sheet Read Cycle ...
Page 69
Serial Interface Timing 5.2.1 DS3 Interface The DS3 interface of the M13FX consists of one receive port and one transmit port. The receive port provides a clock input (RCLK44) and one (RD44) or two data inputs (RD44P, RD44N) for ...
Page 70
Transmit Overhead Bit Access (TOVHSYN in output mode TCLKO44 TD44 C 73 TOVHCK TOVHD TOVHSYN (Output mode) TOVHDEN 2. Transmit Overhead Bit Access (TOVHSYN in input mode TCLKO44 TD44 C 73 TOVHSYN (Input mode) ...
Page 71
DS1/E1 Interface/DS3 System Interface Dependent on the selected operational mode the M13FX operates in channelized mode, where the M13 multiplexer is enabled unchannelized mode where the M13 multiplexer is disabled. In unchannelized mode the first tributary interface ...
Page 72
JTAG Interface A test access port (TAP) is implemented in the M13FX. The essential part of the TAP is a finite state machine (16 states) controlling the different operational modes of the boundary scan. Both, TAP controller and boundary ...
Page 73
The desired test mode is selected by serially loading a 4-bit instruction code into the instruction register via TDI (LSB first). EXTEST is used to examine the interconnection of the devices on ...
Page 74
Reset and Initialization procedure Since the term “initialization” can have different meanings, the following definition applies: Chip Initialization Generating defined values in all on-chip registers, RAMs (if required), flip-flops etc. Mode Initialization Software procedure, that prepares the device to ...
Page 75
Register Description The register description of the M13FX is divided into two parts, an overview of all internal registers and in the second part a detailed description of all internal registers. 7.1 Register Overview Note: Register locations not contained ...
Page 76
Register Access Address DS3 Receive Control/Status Registers D3RCFG R/W D3RCOM R/W D3RAP R/W D3RIMSK R/W D3RESIM R/W D3RTUC R/W D3RSTAT R D3RLPCS R D3RSDL R D3RCVE R/W D3REXZ R/W D3RFEC R/W D3RPEC R/W D3RCPEC R/W D3RFEBEC R/W D3RINTV R D3RINTC ...
Page 77
Register Access Address DS2 Receive Control Registers D2RSEL R/W D2RCFG R/W D2RCOM R/W D2RIMSK R/W D2RTM0 R/W D2RTM1 R/W D2RTM2 R/W D2RTM3 R/W D2RLAIS R D2RSTAT R D2RLPCS R D2RAP R/W D2RFEC R/W D2RPEC R/W Test Unit Transmit Registers TUTCFG ...
Page 78
Register Access Address TURBC0 R TURBC1 R TUREC0 R TUREC1 R TURFP0 R TURFP1 R Test Unit Framer Registers TUTFCFG R/W TUTFCOM R/W TURFCFG R/W TURFCOM R/W TURFSTAT R TURFFEC R TURFCEC R TURFEBC R Far End Alarm and Control ...
Page 79
Register Access Address PHND W PMSK R/W Data Sheet Reset value 9A 0000 Handshake Register Interrupt Mask Register PEB 3445 E PEF 3445 E Register Description Comment Page 180 182 2000-09-27 ...
Page 80
Detailed Register Description 7.2.1 DS3 Control and Status Registers D3CLKCS DS3 Clock Configuration and Status Register Access : read/write Address : 00 H Reset Value : RCA TCA RRX RTX T2RL ...
Page 81
T2RL Transmit to Receive Loop (Local DS3 Loopback) This bit enables the local DS3 loop where the outgoing DS3 bit stream is mirrored to the DS3 input. 0 Disable local loop. 1 Enable local loop. R2TL Receive to Transmit Loop ...
Page 82
TUCLKC Test Unit Clock Configuration Register Access : read/write Address : 01 H Reset Value : RTUR Reset Test Unit Receiver This bit resets the test unit receiver. 0 Normal operation. 1 ...
Page 83
D3TCFG DS3 Transmit Configuration Register Access : read/write Address : 02 H Reset Value : 0000 ITRCK Invert DS1/E1 Interface Clock This bit sets the clock edge for data sampling on the low ...
Page 84
ITD Invert DS3 Transmit Data This bit enables inversion of DS3 transmit data. 0 Transmit data is logic high (not inverted). 1 Transmit data is logic low (inverted). UTD Unipolar data mode This bit sets the port mode to dual-rail ...
Page 85
D3TCOM DS3 Transmit Command Register Access : read/write Address : 04 H Reset Value : TAIC TN B TXBIT SIDLESAISA SAIS r TAIC Transmitted AIC-bit This bit sets the value to be ...
Page 86
SIDLE Send DS3 Idle Code This bit enables transmission of the DS3 idle code (’1100’ between overhead bits, C-bits all ‘0’s). The X-bits must be set to ‘1’ independently by setting TXBIT to ‘1’. 0 Normal operation. 1 Send DS3 ...
Page 87
D3TLPB DS3 Transmit Remote DS2 Loopback Register Access : read/write Address : 05 H Reset Value : LPB(6:0) LPB Remote DS2 Loopback Setting LPB(x) enables the remote DS2 loopback of tributary x. In this mode ...
Page 88
D3TLPC DS3 Transmit Loopback Code Insertion Register Access : read/write Address : 06 H Reset Value : LPC(6:0) LPC Send Loopback Setting LPC(x) enables transmission of the loopback code in tributary x of the DS3 ...
Page 89
D3TAIS DS3 Transmit AIS Insertion Register Access : read/write Address : 07 H Reset Value : AISE AIS(6:0) AISE AIS Error Insertion Toggling this bit inserts one ‘0’ in all DS3 tributaries which transmit AIS. AIS ...
Page 90
D3TFINS DS3 Transmit Fault Insertion Control Register Access : read/write Address : 08 H Reset Value : FINSC Fault Insertion Code. Fault insertion is service affecting and is intended for testing only. ...
Page 91
D3TTUC DS3 Transmit Test Unit Control Register Access : read/write Address : 09 H Reset Value : TUDS2(2:0) TUDS1(1:0) EN Enable Test Unit Insertion Setting this bit enables insertion of the test unit ...
Page 92
D3TSDL DS3 Transmit Spare Data Link Register Access : read/write Address : 0A H Reset Value : 01FF Multiframe buffer for spare DL bits transmitted in blocks 3, 5, and 7 of subframes ...
Page 93
D3RCFG DS3 Receive Configuration Register Access : read/write Address : 10 H Reset Value : 0000 CVM ITRCK ITRD OD IL Note: M13 mode, Full payload mode, loopback code, and AIS mode are controlled ...
Page 94
IL Interrupt Active Level This bit selects the active level of the interrupt pin. 0 Active Low. 1 Active High. STTM Select Transmit Tributary Monitoring for receive test unit This bit selects the DS1/E1 tributary observed by the test unit ...
Page 95
MFM Multiframe Framing Mode This bit selects the M-bit error condition which triggers the DS3 framer to start a new frame search. To enable reframing in case of M-bit errors MDIS must be set to ‘0’. 0 Start new F-frame ...
Page 96
D3RCOM DS3 Receive Command Register Access : read/write Address : 12 H Reset Value : C3NC C3C CNCA CCA FRS C3NC Copy DS3 Error Counters Values of DS3 background registers are copied ...
Page 97
No operation. 1 Copy background counters to foreground. CCA Copy and Clear DS2/DS3 Error ...
Page 98
D3RAP DS3 Receive Alarm Timer Parameters Register Access : read/write Address : 13 H Reset Value : AIS 0 CV(5:0) AIS AIS criteria This bits sets the error rate for AIS detection. Declaration of AIS depends ...
Page 99
D3RIMSK DS3 Receive Interrupt Mask Register Access : read/write Address : 14 H Reset Value : 0FFF RSDL TSDL LPCS 1SEC This register provides the interrupt mask for DS3 status interrupts and DS3 ...
Page 100
D3RESIM DS3 Receive Error Simulation Register Access : read/write Address : 16 H Reset Value : FTMR 0 FTMR Fast Timer This bit enables alarm timer test function (manufacturing test only). 0 Normal ...
Page 101
D3RTUC DS3 Receive Test Unit Control Register Access : read/write Address : 17 H Reset Value : TUDS2(2:0) TUDS1(1:0) TURM(1:0) EN Enable Test Unit Receive Clock This bit enables the receive clock of ...
Page 102
D3RSTAT DS3 Receive Status Register Access : read Address : 18 H Reset Value : 0001 RSDL TSDL LPCD 1SEC Each bit in the DS3 framer receive status register declares a ...
Page 103
N /AICC N -bit Image (C-bit parity format only This bit contains an image of the DS3 frame overhead bit in block 5 of subframe updated only if its state persists for 3 multiframes and ...
Page 104
REDS DS3 Red Alarm State (Loss of Frame Alignment) This bit indicates that red alarm was persistent as per alarm timing parameter defined in register D3RAP. The red alarm flag nominally changes when loss of frame alignment condition persists for ...
Page 105
D3RLPCS DS3 Receive Loopback Code Status Register Access : read Address : 1A H Reset Value : LPCD(6:0) LPCD Loopback Detected LPCD(x) indicates that a loopback request was received. A loopback request ...
Page 106
D3RSDL DS3 Receive Spare Data Link Register Access : read Address : 1C H Reset Value : 01FF DL(S)(B) Overhead Bit for Block B of Subframe S These bits buffer the spare DL ...
Page 107
D3RCVE DS3 Receive B3ZS Code Violation Error Counter Access : read/write Address : 1E H Reset Value : 0000 H 15 CVE(15:0) B3ZS Code Violation Errors Error counter mode (Clear on Read or Errored Second) depends on register D3RCFG.ECM. Register ...
Page 108
D3RFEC DS3 Receive Framing Bit Error Counter Access : read/write Address : 20 H Reset Value : 0000 H 15 FEC(15:0) Framing Bit Error Counter Error counter mode (Clear on Read or Errored Second) depends on register D3RCFG.ECM. Count of ...
Page 109
D3RCPEC DS3 Receive Path Parity Error Counter Access : read/write Address : 24 H Reset Value : 0000 H 15 CPE(15:0) Path Parity Error Counter Error counter mode (Clear on Read or Errored Second) depends on register D3RCFG.ECM. Count of ...
Page 110
D3RINTV Interrupt Vector Register Access : read Address : 28 H Reset Value : TYPE STATUS 00 0 LBR RDL 10 ALLS XDU XPR RPF RME 11 Four vectors ...
Page 111
SR Status Register Change This bit indicates a change in DS3 or DS2 status. The status is shown is register D3RINTC. The related port is indicated in bit field GN. GN Group Number This bit field indicates the port where ...
Page 112
RME Receive Message End This bit is set, when one complete message of length less than 32 bytes or the last part of a frame is stored in the receive FIFO. The number of bytes in RFF.RFIFO can be determined ...
Page 113
D3RINTC Interrupt Status Register Access : read Address : 2A H Reset Value : 0000 H This register must be read after register D3RINTV and dependent on the content of register D3RINTV it contains a copy of register D3RSTAT, D2RSTAT ...
Page 114
D3RINTL Interrupt Loopback Code Status Register Access : read Address : 2C H Reset Value : 0000 H This register must be read after register D3RINTV and dependent on the content of register D3RINTV this register contains a copy of ...
Page 115
DS2 Control and Status Registers D2TSEL DS2 Transmit Group Select Register Access : read/write Address : 30 H Reset Value : Note: This register is an indirect access register, which must ...
Page 116
D2TCFG DS2 Transmit Configuration Register Access : read/write Address : 31 H Reset Value : LPC Loopback Code This bit selects the C-bit which will be inverted when loopback requests are transmitted. ...
Page 117
D2TCOM DS2 Transmit Command Register Access : read/write Address : 32 H Reset Value : IAIS(3:0) FINSC(1:0) SRA RES IAIS Insert DS1/E1 AIS Setting IAIS(x) enables transmission of the alarm indication signal in tributary x ...
Page 118
D2TLPC DS2 Transmit DS1/E1 Remote Loopback/Loopback Code Insertion Register Access : read/write Address : 33 H Reset Value : R2T(3:0) R2T DS2 Tributary Receive to Transmit Loop (remote loop) Setting bit R2T(x) enables the remote ...
Page 119
D2TTM0, D2TTM1, D2TTM2, D2TTM3 DS2 Transmit Tributary Map Register Access : read/write Address : Reset Value : Tributary Number A (transmit) tributary map register specifies the data ...
Page 120
D2RSEL DS2 Receive Group Select Register Access : read/write Address : 40 H Reset Value : Note: This register is an indirect access register, which must be programmed before accessing the register ...
Page 121
D2RCFG DS2 Receive Configuration Register Access : read/write Address : 41 H Reset Value : ECM AAIS MFM FFM Note: ITU-T G.747 mapping and loop back codes are controlled by bits E1 ...
Page 122
FFM F-Framing Mode This bit selects the F-bit error condition which triggers the DS2 framer to start a new frame search new frame search is started when 2 out of 4 contiguous F-bits are in error ...
Page 123
D2RCOM DS2 Receive Command Register Access : read/write Address : 42 H Reset Value : ESIMC(2:0) 0 ESIMC Error Simulation Code This bit field enables error simulation. During error simulation the device generates error ...
Page 124
C2C Copy and Clear DS2 Error Counters Only valid when D2RCFG.ECM is set to ‘0’. Values of DS2 background registers are copied to foreground. Background registers are cleared. Command is self clearing and completes before next register access is possible ...
Page 125
D2RIMSK DS2 Receive Interrupt Mask Register Access : read/write Address : 43 H Reset Value : LPCD AISS REDS RES RAS FAS This register provides the interrupt mask for DS2 status interrupts ...
Page 126
D2RTM0, D2RTM1, D2RTM2, D2RTM3 DS2 Receive Tributary Map Register Access : read/write Address : Reset Value : Tributary Number A (receive) tributary map register specifies the data ...
Page 127
D2RLAIS DS2 Receive Local DS1/E1 Loopback/AIS Insertion Register Access : read Address : 48 H Reset Value : IAIS(3:0) IAIS Insert AIS Setting bit x of bit field IAIS(x) enables insertion of AIS in tributary ...
Page 128
D2RSTAT DS2 Receive Status Register Access : read Address : 49 H Reset Value : AISS REDS RES RAS COFA FAS Each bit in the DS2 framer receive status register declares a ...
Page 129
FAS flag. RES Reserved Bit This bit indicates the status of bit 3 in set II of ITU-T G.747 mode updated if the DS2 framer is aligned and when ...
Page 130
D2RLPCS DS2 Receive Loopback Code Status Register Access : read Address : 4A H Reset Value : LPCD(N) Loopback Command Detected LPCD(x) indicates that a loopback request was received. A loopback request ...
Page 131
D2RAP DS2 Receive Alarm Timer Parameters Access : read/write Address : 4B H Reset Value : AIS CM CV(5:0) AIS AIS criteria This bits sets the error rate for AIS detection. Declaration of AIS is ...
Page 132
CV Counter Value Dependent on bit CM the counter value specifies the number of frames or the time in multiples of 0.5 milliseconds when AIS or RED is declared, i.e. setting and CM to ‘1’ sets the ...
Page 133
D2RFEC DS2 Receive Framing Bit Error Counters Access : read/write Address : 4C H Reset Value : 0000 H 15 FE(15:0) Framing Bit Errors Error counter mode (Clear on Read or Errored Second) depends on register D2RCFG.ECM. For DS1 mode ...
Page 134
Test Unit Registers TUTCFG Test Unit Transmit Configuration Register Access : read/write Address : 50 H Reset Value : 0000 INV INV Invert output This bit enables inversion of the test unit output. ...
Page 135
TUTCOM Test Unit Transmit Command Register Access : write Address : 52 H Reset Value : LDER IN1E STOP STRT Note: All commands are self clearing i.e. user does not have to ...
Page 136
STRT Start Transmitter. This bit starts the test unit transmitter with the parameters defined in register TUTCFG. In fixed pattern mode the pattern needs to be programmed via register TUTFP0/1 prior to starting the transmitter operation. 1 Start ...
Page 137
TUTEIR Test Unit Transmit Error Insertion Rate Register Access : read/write Address : 53 H Reset Value : MTST MTST Manufacturing test. Must be written to ‘0’ for normal operation. TXER Transmit ...
Page 138
TUTFP0 Test Unit Transmit Fixed Pattern Low Word Access : read/write Address : 54 H Reset Value : 0000 Fixed Pattern Low Word See description below. TUTFP1 Test Unit Transmit Fixed Pattern High Word Access : read/write ...
Page 139
TURCFG Test Unit Receive Configuration Register Access : read/write Address : 58 H Reset Value : 0000 AIM 0 DAS AIM Auxiliary Interrupt Mode This bit field enables the auxiliary interrupt mask AIM of register TURIMSK. ...
Page 140
ZS Enable Zero Suppression This bit enables zero suppression at the test unit receiver. A ’1’ is expected and inserted at the input if the next 14 bits in the shift register are set to ’0’ zero suppression. ...
Page 141
TURCOM Test Unit Receive Command Register Access : write Address : 5A H Reset Value : FRS RDF RDC CAIM STOP STRT Note: All commands are self clearing i.e. user does not ...
Page 142
CAIM Clear Auxiliary Interrupt Masks. This bit resets the internal auxiliary mask. See TURCFG.AIM operation 1 Clear auxiliary interrupts STOP Stop Receiver Setting this bit stopes the test unit receiver. STRT Start Receiver. This bit loads and starts ...
Page 143
TURERMI Test Unit Receive Error Measurement Interval Register Access : read/write Address : 5B H Reset Value : TST TST Test Mode This bit enables test of the measurement interval timer. 0 ...
Page 144
TURIMSK Test Unit Receive Interrupt Mask Register Access : read/write Address : 5C H Reset Value : 1F1F This register provides the interrupt mask for test unit interrupts. See register TURSTAT. The following definition ...
Page 145
TURSTAT Test Unit Receive Status Register Access : read Address : 5E H Reset Value : 0001 INV Inverted Pattern This bit indicates that the received PRBS sequence is inverted. 0 Not Inverted. ...
Page 146
A0 Input all ‘0’s This bit indicates that the input contained all ’0’ during the last 32 bits reset if at least one ’1’ occurs in 32 bits. OOS Receiver Out of Synchronization This bit indicates the status ...
Page 147
TURBC0 Test Unit Receive Bit Counter Low Word Access : read Address : 60 H Reset Value : 0000 H 15 BC(31:0) Bit Counter See description below. TURBC1 Test Unit Receive Bit Counter High Word Access : read Address : ...
Page 148
When the error registers are read in response to the “End of Measurement Interval” interrupt vector, reading this register is not necessary because the measurement interval would be known. However the user could assert command TURCOM.RDC to terminate the measurement ...
Page 149
TUREC0 Test Unit Receive Error Counter Low Word Access : read Address : 64 H Reset Value : 0000 H 15 EC(31:0) Error Counter See description below. TUREC1 Test Unit Receive Error Counter High Word Access : read Address : ...
Page 150
Receive Error Rate Measurement’ interrupt vector is optionally generated. Data Sheet Register Description 150 PEB 3445 E PEF 3445 E 2000-09-27 ...
Page 151
TURFP0 Test Unit Receive Fixed Pattern Low Word Access : read Address : 68 H Reset Value : 0000 H 15 FP(31:0) Fixed pattern See description below. TURFP1 Test Unit Receive Fixed Pattern High Word Access : read Address : ...
Page 152
Test Unit Framer Registers TUTFCFG Test Unit Transmit Framer Configuration Register Access : read/write Address : 70 H Reset Value : SRAF FM OM Overwrite mode This bit enables test ...
Page 153
T1E1 Select DS1/E1 mode This bit switches between DS1 and E1 mode. 0 Select DS1 mode. 1 Select E1 mode. EF Enable framer This bit enables the framer for framed DS1/E1 error insertion mode. 0 Disable framer. (Unframed bit error ...
Page 154
TUTFCOM Test Unit Transmit Framer Command Register Access : read/write Address : 71 H Reset Value : EBIT CRC EBIT Set active E-bit (E1 mode) This bit inserts an active E-bit. EBIT ...
Page 155
TURFCFG Test Unit Receive Framer Configuration Register Access : read/write Address : 74 H Reset Value : RRAM FM OM Overwrite mode This bit enables test pattern overwrite. In overwrite mode ...
Page 156
FM Framer Mode This bit selects the frame format of DS1 or E1 mode. DS1 0 Select ESF (F24) format. 1 Select SF (F12) format Select double frame format. 1 Select multiframe format. T1E1 Select DS1/E1 mode This ...
Page 157
TURFCOM Test Unit Receive Framer Command Register Access : read/write Address : 75 H Reset Value : Copy and Clear Framer Error Counters Values of framer background registers are copied to ...
Page 158
TURFSTAT Test Unit Receive Framer Status Register Access : read Address : 76 H Reset Value : RRA Received Remote Alarm (Yellow Alarm) Condition for receive remote alarm is defined by bit ...
Page 159
TURFFEC Test Unit Receive Framing Error Counter Access : read Address : 78 H Reset Value : Framing Error Counter The counter will not be incremented during asynchronous state. The error counter is cleared on read. ...
Page 160
TURFCEC Test Unit Receive Framer CRC Error Counter Access : read Address : 7A H Reset Value : CRC Errors The counter will not be incremented during asynchronous state. The error counter is cleared on read. ...
Page 161
TURFEBC Test Unit Receive Framer Errored Block Counter Access : read Address : 7C H Reset Value : E-Bit counter The counter will not be incremented during asynchronous state. The error counter is cleared on read. ...
Page 162
Far End Alarm and Control Channel (BOM) Registers FRCFG FEAC Receive Configuration Register Access : read/write Address : 80 H Reset Value : 0000 RTF RFIFO Threshold Level This bit field sets ...
Page 163
RON Receiver On/Off This bit switches the receiver of the Far End Alarm and Control channel to operational (on) or inoperational state (off recommended to issue a ’Receive Message Complete’ command after the receiver was initialized (FHND.RMC = ...
Page 164
FRFF FEAC Receive FIFO Register Access : read Address : 82 H Reset Value : 0000 RFIFO Receive FIFO Data This bit field contains the first 16 bit word of the receive FIFO ...
Page 165
FXCFG FEAC Transmit Configuration Register Access : read/write Address : 84 H Reset Value : XON Transmitter On/Off This bit switches the transmitter of the facility data link to operational (on) or ...
Page 166
FXFF FEAC Transmit FIFO Access : write Address : 86 H Reset Value : 0000 XFIFO Transmit FIFO Data This bit field contains the first 16 bit word of the transmit FIFO of ...
Page 167
FPSR FEAC Port Status register Access : read Address : 88 H Reset Value : 2000 XRA XFW XRA Transmit Repeat Active This bit indicates that the transmit signalling controller is operating in repeat ...
Page 168
STAT Receive FIFO Status This bit field reports the status of the data stored in the receive FIFO. 00000 B 00001 B 00010 B 00011 B 00100 B Data Sheet BOM Filtered Data Declared This status is reported when ‘BOM ...
Page 169
FHND FEAC Handshake Register Access : write Address : 8A H Reset Value : 0000 Note: Receive command (bit 8) and transmit commands (bit 5 down to bit 0) can not be issued ...
Page 170
Table 8 Far End Alarm and Control Transmit Commands XRES XREP XME Function Reset Port Start Transmission Send FIFO content in BOM channel Stop Transmssion Stop transmission of FIFO contents. Transmission ...
Page 171
FMSK FEAC Interrupt Mask Register Access : read/write Address : 8C H Reset Value : ALLS XDU XPR RPF RME RMI For each facility data link interrupt vector an interrupt vector generation ...
Page 172
C-Bit Path Maintenance (HDLC) Registers PRCFG HDLC Receive Configuration Register Access : read/write Address : 90 H Reset Value : 0000 RMCP RMC Polarity This bit sets the polarity of the RMC ...
Page 173
The threshold value is given as follows byte threshold byte threshold byte threshold byte threshold B INV Invert data input from Receive ...
Page 174
PRFF HDLC Receive FIFO Register Access : read Address : 92 H Reset Value : 0000 RFIFO Receive FIFO Data This bit field contains the first 16 bit word of the receive FIFO ...
Page 175
PXCFG HDLC Transmit Configuration Register Access : read/write Address : 94 H Reset Value : 0000 TXMEP TXME Polarity This bit sets the polarity of the TXME signal. 0 Set polarity to active ...
Page 176
DISCRC Disable CRC This bit enables CRC generation and transmission on transmission of HDLC packets. 0 Enable CRC generation. 1 Disable CRC generation. SF Shared Flags This bit enables transmission of protocol data with shared flags. 0 Disable shared flags. ...
Page 177
PXFF HDLC Transmit FIFO Register Access : write Address : 96 H Reset Value : 0000 XFIFO Transmit FIFO Data This bit field contains the first 16 bit word of the transmit FIFO ...
Page 178
PPSR HDLC Port Status register Access : read Address : 98 H Reset Value : 2000 XFW XFW Transmit FIFO Write Enable This bit indicates that data can be written to XFF.XFIFO. This ...
Page 179
STAT Receive FIFO Status This bit field reports the status of the data stored in the receive FIFO. 00000 B 00001 B 00010 B 00011 B 00100 B 00101 B Data Sheet Valid HDLC Frame This status is reported whenever ...
Page 180
PHND HDLC Handshake Register Access : write Address : 9A H Reset Value : 0000 Note: Receive command (bit 8) and transmit commands (bit 5 down to bit 0) can not be issued ...
Page 181
XHF Transmit HDLC frame Setting this bit indicates that the contents written to XFF.XFIFO shall be transmitted as HDLC frame. If data written to XFF.XFIFO completes a HDLC frame, bit XME must be set together with XHF in order to ...
Page 182
PMSK Interrupt Mask Register Access : read/write Address : 9C H Reset Value : ALLS XDU XPR RPF RME For each facility data link interrupt vector an interrupt vector generation mask is ...
Page 183
Electrical Characteristics 8.1 Important Electrical Requirements Both V and V can take on any power-on sequence. Within 50 milliseconds of DD3 DD25 power-up the voltages must be within their respective absolute voltage limits. At power- down, within 50 milliseconds ...
Page 184
DC Characteristics a) Power Supply Pins Table 11 DC Characteristics Parameter Core Supply Voltage I/O Supply Voltage Core operational supply power down current (no clocks) V DD25 I/O supply operational current power down V DD3 (no clocks) Sum of ...
Page 185
AC Characteristics ° DD3 Inputs are driven to 2.4 V for a logical ‘1’ and to 0.4 V for a logical ‘0’. Timing measurements are made at 2.0 ...
Page 186
Local Microprocessor Interface Timing 8.4.1.1 Intel Bus Interface Timing • µP Read Cycle LA LBHE LCS LRD LD µP Write Cycle LA LBHE LCS LWR LD Figure 24 Intel Demultiplexed Bus Timing Data Sheet ...
Page 187
Read Cycle 24 LALE LBHE 22 LCS LRD µP Write Cycle 24 LALE LBHE 22 LCS LWR Figure 25 Intel Multiplexed Bus Timing Data Sheet ...
Page 188
LRD x LCS LWR x LCS Figure 26 Read, Write Control Interval in Demultiplexed Bus Mode • LALE LRD x LCS LWR x LCS Figure 27 Read, Write Control Interval in Multiplexed Bus Mode Table 13 Intel Bus Interface Timing ...
Page 189
Motorola Bus Interface Timing • µP Read Cycle LA LBLE LRDWR LCS LDS LD µP Write Cycle LA LBLE LRDWR LCS LDS LD Figure 28 Motorola Demultiplexed Bus Timing Data Sheet ...
Page 190
Read Cycle 44 LALE LBLE 42 LRDWR LCS LDS µP Write Cycle 44 LALE LBLE 42 LRDWR LCS LDS Figure 29 Motorola Multiplexed Bus Timing Data Sheet ...
Page 191
LCS x LDS Figure 30 Read, Write Control Interval in Demultiplexed Bus Mode LALE LCS x LDS Figure 31 Read, Write, ALE Control Interval in Multiplexed Bus Mode Table 14 Motorola Bus Interface Timing No. Parameter ...
Page 192
DMA Interface Signals 8.4.2.1 DMA Receive Timing 1 LRD 2 LDS 3 DRR 4 RMC Figure 32 DMA Receive Timing Note: 1 Intel Mode 2 Motorola Mode 3 DRR is asserted asynchronously as soon as there is data in ...
Page 193
DMA Transmit Timing 1 LWR 2 LDS 3 DRT 4 TXME Figure 33 DMA Transmit Timing Note: 1 Intel Mode 2 Motorola Mode 3 DRT is asserted asynchronously as soon as there is free space in the transmit FIFO. ...
Page 194
Serial Interface Timing 8.4.3.1 DS3 Serial Interface Timing • TCLK44 RCLK44 Figure 34 Clock Input Timing Table 17 Clock Input Timing No. Parameter 100 Clock period 101 Clock high timing 102 Clock low timing 103 Clock fall time 104 ...
Page 195
TCLK44 RCLK44 (Note 1) TCLKO44 Figure 35 DS3 Transmit Cycle Timing Note: 1. Actual clock reference depends on selected clock mode: • TCLKO44 (Note 2) TCLKO44 (Note 3) TD44, TD44P/N Figure 36 DS3 Transmit Data Timing Note: 2. Timing ...
Page 196
RCLK44 (Note 1) RCLK44 (Note 2) RD44, RD44P/N Figure 37 DS3 Receive Cycle Timing Note: 1. Timing for data which is sampled on the rising edge of the receive clock. 2. Timing for data which is sampled on the ...
Page 197
Overhead Bit Timing • TOVHCK TOVHSYN (Output Mode)) TOVHD TOVHDEN Figure 38 DS3 Transmit Overhead Timing • TCLKO44 TOVHSYN (Input mode) Figure 39 DS3 Transmit Overhead Synchronization Timing Table 20 DS3 Transmit Overhead Timing No. Parameter 150 TOVHCK to ...
Page 198
ROVHCK ROVHSYN ROVHD Figure 40 DS3 Receive Overhead Timing Table 21 DS3 Receive Overhead Timing No. Parameter 157 ROVHCK to ROVHSYN delay 158 ROVHCK to ROVHD delay Data Sheet Electrical Characteristics 157 158 Limit Values min. 198 PEB 3445 ...
Page 199
Stuff Bit Timing • TSBCK TSBD Figure 41 DS3 Transmit Stuff Bit Timing Table 22 DS3 Transmit Stuff Timing No. Parameter 160 TSBD to TSBCK setup time 161 TSBD to TSBCK hold time • RSBCK RSBD Figure 42 DS3 ...
Page 200
DS1/E1 Interface Timing • TTC(x) Figure 43 DS1/E1 Transmit Clock Timing Table 24 DS1/E1 Transmit Clock Timing No. Parameter Interface operated in E1 Mode 170 Clock period 171 Clock high timing 172 Clock low timing 173 Clock fall time ...