VG26V18165CJ-5 VML, VG26V18165CJ-5 Datasheet

no-image

VG26V18165CJ-5

Manufacturer Part Number
VG26V18165CJ-5
Description
1,048,576 x 16 CMOS dynamic RAM
Manufacturer
VML
Datasheet
VIS
Document:1G5-0147
Description
mode. It is fabricated with an advanced submicron CMOS technology and designed to operate from a single
5V only or 3.3V oniy power supply. Low voltage operation is more suitable to be used on battery backup,
portable electronic application. A new refresh feature called “self-refresh” is supported and very slow CBR
cycles are being performed. lt is packaged in JEDEC standard 42-pin plastic SOJ.
Features
• Single 5V(
• High speed t
• Low power dissipation
• Extended - data - out(EDO) page mode access
• I/O level: TTL compatible (Vcc = 5V)
• 1024 refresh cycle in 16 ms(Std.) or 128 ms(S-version)
• 4 refresh modes:
- RAS only refresh
- CAS - before - RAS refresh
- Hidden refresh
- Self-refresh(S-version)
- Active wode : 5V version 660/605 mW (Mas)
- Standby mode: 5V version 1.375 mW (Mas)
The device CMOS Dynamic RAM organized as 1,048,576 words x 16 bits with extended data out access
LVTTL compatible (Vcc = 3.3V)
10
RAC
%) or 3.3V(
3.3V version 432/396 mW (Mas)
acess time: 50/60ns
3.3V version 0.54 mW (Mas)
10
%) only power supply
Rev.1
CMOS Dynamic RAM
VG26(V)(S)18165C
1,048,576 x 16 - Bit
Page 1

Related parts for VG26V18165CJ-5

VG26V18165CJ-5 Summary of contents

Page 1

VIS Description The device CMOS Dynamic RAM organized as 1,048,576 words x 16 bits with extended data out access mode fabricated with an advanced submicron CMOS technology and designed to operate from a single 5V only or 3.3V ...

Page 2

VIS Pin Configuration 42-Pin 400mil Plastic SOJ 1 VCC 2 DQ1 3 DQ2 4 DQ3 5 DQ4 VCC 6 7 DQ5 8 DQ6 9 DQ7 10 DQ8 RAS ...

Page 3

VIS Block Diagram WE LCAS CAS UCAS NO.2 CLOCK GENERATOR COLUMN- ADDRESS BUFFERS (10 REFRESH CONTROLLER REFRESH A5 COUNTER ROW - ADDRESS BUFFERS (10) NO.1 CLOCK GENERATOR RAS Document:1G5-0147 CONTROL DATA ...

Page 4

VIS TRUTH TABLE FUNCTION RAS STANDBY READ : WORD READ : LOWER BYTE READ: UPPER BYTE WRITE: WORD (EARLY WRITE) WRITE: LOWER BYTE (EARLY) WRITE : UPPER BYTE (EARLY) READ WRITE PAGE-MODE 1st Cycle READ 2nd Cycle PAGE-MODE 1st Cycle ...

Page 5

VIS Absolute Maximum Ratings Parameter Voltage on any pin relative to Vss Supply voltage relative to Vss Short circuit output current Power dissipation Operating temperature Storage temperature Recommended DC Operating Conditions Parameter/Condition Supply Voltage Input High Voltage, all inputs Input ...

Page 6

VIS DC Characteristics; 5- Volt Verion ( ° Parameter Symbol Operating current Low power S-version Standby Current Standard power version RAS-only refresh current EDO page mode current CAS-before-RAS ...

Page 7

VIS DC Characteristics ; 5-Volt Version (Cont ° Parameter Symbol Input leakage current I LI Output leakage current I LO Output high Voltage V OH Output low ...

Page 8

VIS DC Characteristics ; 3.3 - Volt Version ( 70° 3. Parameter Symbol Operating current I CC1 Low I CC2 power S-version Standby Standard Current power version RAS- only refresh ...

Page 9

VIS DC Characteristics ; 3.3 - Volt Version (Cont 70° +3. Parameter Symbol Input leakage current I LI Output leakage current I LO Output high Voltage V OH Output low ...

Page 10

VIS AC Characteristics ° Test conditions • Output load: two TTL Loads and 50pF (V one TTL Load and 50pF (V • Input timing reference levels: ...

Page 11

VIS Read Cycle Parameter Access time from RAS Access time from LCAS / UCAS Access time from column address Access time from OE Read command setup time Read command hold time to LCAS / UCAS Read command hold time to ...

Page 12

VIS Refresh Cycle Parameter LCAS / UCAS setup time (CBR refresh) LCAS / UCAS hold time (CBR refresh) RAS precharge to CAS hold time RAS pulse width (self refresh) RAS precharge time (self refresh) LCAS / UCAS hold time (CBR ...

Page 13

VIS EDO Page Mode Read Modify Write Cycle Parameter EDO page mode read- modify- write cycle LCAS / UCAS precharge to WE delay time EDO page mode read- modify- write cycle time Document:1G5-0147 VG26(V)(S)18165C -5 -6 Min Max Min Max ...

Page 14

VIS Notes : 1. AC measurements assume initial pause of 100 initialization cycles (RAS - only refresh cycle or CAS - before - RAS refresh cycle). If the internal refresh counter is used, a minimun of eight ...

Page 15

VIS Timing Waveforms • Word Read Cycle RAS UCAS LCAS ADDRESS WE OE DQ1~DQ16 Document:1G5-0147 RAS t CSH t t RCD RSH CAS t t RAL RAD ASC CAH ASR ...

Page 16

VIS • Byte Read Cycle RAS UCAS (or LCAS) LCAS (or UCAS) t ASR ADDRESS WE OE DQ9~DQ16 (or DQ1~DQ8) DQ1~DQ8 (or DQ9~DQ16) Document:1G5-0147 RAS t CSH t t RCD RSH CAS t t ...

Page 17

VIS • Word Early Write Cycle RAS UCAS LCAS t ASR ADDRESS WE DQ1~DQ16 Document:1G5-0147 RAS t CSH t t RCD RSH CAS t t RAD RAL ASC CAH RAH Row ...

Page 18

VIS Byte Early Write Cycle • RAS LCAS (or UCAS) LCAS (or UCAS) t ASR ADDRESS WE DQ9~DQ16 DQ1~DQ8 Document:1G5-0147 RAS t CSH t t RCD RSH CAS t t RAD RAL t t ...

Page 19

VIS • Word Delayed Write Cycle RAS UCAS LCAS ADDRESS WE OE DQ1~DQ16 Document:1G5-0147 RAS t CSH t RCD CAS ASR RAH ASC CAH Row Column t RCS t OED ...

Page 20

VIS • Byte Delayed Write Cycle RAS LCAS (or UCAS) LCAS (or UCAS) ADDRESS WE OE DQ9~DQ16 (or DQ1~DQ8) DQ1~DQ8 (or DQ9~DQ16) Document:1G5-0147 RAS t CSH t RCD CAS ASC ...

Page 21

VIS • Word Read-Modify-Write Cycle RAS t T UCAS LCAS t ASR ADDRESS WE DQ1~DQ16 OE DQ1~DQ16 Document:1G5-0147 t RWC t RAS t t RCD CAS t RAD ASC CAH RAH Row Column t CWD t RCS ...

Page 22

VIS • EDO Page Mode Word Read-Modify-Write Cycle RAS RCD UCAS LCAS t RAD t t ASR ASC t RAH ADDRESS Row RCS DQ1~DQ16 OE t OEA t CAC RAC DQ1~DQ16 ...

Page 23

VIS • EDO Page Mode Word Read-Early-Write Cycle RAS t CRP UCAS LCAS t t ASR ADDRESS Row OPEN DQ1~DQ16 Document:1G5-0147 t RASP CSH RCD CAS CP t CSH t ...

Page 24

VIS • Read Cycle with WE Controlled Disable RAS UCAS LCAS ADDRESS WE OE DQ1~DQ16 Document:1G5-0147 t CSH t RCD CAS t RAD CAH ASR RAH ASC Row Column t RCS t DS ...

Page 25

VIS RAS - Only Refresh Cycle RAS CRP UCAS LCAS t ASR ADDRESS t OFF DQ1~DQ16 CAS-Before-RAS Refresh Cycle t RP RAS RPC t CSR UCAS LCAS t WSR WE t OFF DQ1~DQ16 Document:1G5-0147 ...

Page 26

VIS • Hidden Refresh Cycle RAS t T UCAS LCAS t RAD t ASR t RAH ADDRESS Row WE OE DQ1~DQ16 Document:1G5-0147 RAS t RAS (READ) (REFRESH) t RSH t RCD t RAL t ASC ...

Page 27

VIS Ordering information Part Number VG26(V)(S)18165CJ-5 VG26(V)(S)18165CJ-6 VG26(V)(S)18165CJ-5 • VG • VIS Memory Product 26 • Technology • • V • 3.3V Version • S • Self refresh • 18165 • Device Type and Configuation • C • Revision • ...

Related keywords