ISL59448IAZ Intersil, ISL59448IAZ Datasheet - Page 13
![IC AMP TRIPLE MUX 500MHZ 24-QSOP](/photos/7/3/70347/isl59448iaz_sml.jpg)
ISL59448IAZ
Manufacturer Part Number
ISL59448IAZ
Description
IC AMP TRIPLE MUX 500MHZ 24-QSOP
Manufacturer
Intersil
Datasheet
1.ISL59448IAZ-T7.pdf
(14 pages)
Specifications of ISL59448IAZ
Applications
2:1 Multiplexer-Amplifier
Number Of Circuits
3
-3db Bandwidth
570MHz
Slew Rate
1600 V/µs
Current - Supply
31mA
Current - Output / Channel
180mA
Mounting Type
Surface Mount
Package / Case
24-QSOP
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL59448IAZ
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
ISL59448IAZ-T7
Manufacturer:
Intersil
Quantity:
800
The AC performance of this circuit depends greatly on the
care taken in designing the PC board. The following are
recommendations to achieve optimum high frequency
performance from your PC board.
• The use of low inductance components such as chip
• Minimize signal trace lengths. Trace inductance and
• Match channel-channel analog I/O trace lengths and
• Maximize use of AC de-coupled PCB layers. All signal I/O
• Use proper value and location of termination resistors.
• When testing use good quality connectors and cables,
• Minimum of 2 power supply de-coupling capacitors are
• The NIC pins are placed on both sides of the input pins.
PC Board Layout
resistors and chip capacitors is strongly recommended.
capacitance can easily limit circuit performance. Avoid
sharp corners, use rounded corners when possible. Vias
in the signal lines add inductance at high frequency and
should be avoided. PCB traces greater than 1" begin to
exhibit transmission line characteristics with signal rise/fall
times of 1ns or less. High frequency performance may be
degraded for traces greater than one inch, unless strip line
are used.
layout symmetry. This will minimize propagation delay
mismatches.
lines should be routed over continuous ground planes (i.e.
no split planes or PCB gaps under these lines). Avoid vias
in the signal I/O lines.
Termination resistors should be as close to the device as
possible.
matching cable types and keeping cable lengths to a
minimum.
recommended (1000pF, 0.01µF) as close to the devices
as possible - Avoid vias between the cap and the device
because vias add unwanted inductance. Larger caps can
be farther away. When vias are required in a layout, they
should be routed as far away from the device as possible.
These pins are not internally connected to the die. It is
recommended these pins be tied to ground to minimize
crosstalk.
13
ISL59448
March 29, 2006
FN6160.2