AT32UC3A0512 Atmel Corporation, AT32UC3A0512 Datasheet - Page 284
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT32UC3A0512
Manufacturer Part Number
AT32UC3A0512
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT32UC3A0128.pdf
(98 pages)
2.AT32UC3A0128.pdf
(826 pages)
3.AT32UC3A0128.pdf
(377 pages)
4.AT32UC3A0128.pdf
(33 pages)
5.AT32UC3A0128.pdf
(159 pages)
Specifications of AT32UC3A0512
Flash (kbytes)
512 Kbytes
Pin Count
144
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
# Of Touch Channels
32
Hardware Qtouch Acquisition
No
Max I/o Pins
109
Ext Interrupts
109
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device + OTG
Spi
6
Twi (i2c)
1
Uart
4
Ssc
1
Ethernet
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
384
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
16
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
64
Self Program Memory
YES
External Bus Interface
1
Dram Memory
sdram
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0-3.6 or (1.65-1.95+3.0-3.6)
Operating Voltage (vcc)
3.0-3.6 or (1.65-1.95+3.0-3.6)
Fpu
No
Mpu / Mmu
Yes / No
Timers
10
Output Compare Channels
16
Input Capture Channels
6
Pwm Channels
13
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT32UC3A0512-ALUR
Manufacturer:
ATMEL
Quantity:
2 155
Company:
Part Number:
AT32UC3A0512-ALUT
Manufacturer:
ATMEL
Quantity:
2 155
Part Number:
AT32UC3A0512-ALUT
Manufacturer:
AT
Quantity:
20 000
Company:
Part Number:
AT32UC3A0512-TA
Manufacturer:
ATMEL
Quantity:
260
Company:
Part Number:
AT32UC3A0512-U
Manufacturer:
ATMEL
Quantity:
455
284
AVR32
PREF – Cache Prefetch
Architecture revision:
Architecture revision1 and higher.
Description
This instruction allows the programmer to explicitly state that the cache should prefetch the
specified line. The memory system treats this instruction in an implementation-dependent man-
ner, and implementations without cache treats the instruction as a NOP. A prefetch instruction
never reduces the performance of the system. If the prefetch instruction performs an action that
would lower the system performance, it is treated as a NOP. For example, if the prefetch instruc-
tion is about to generate an addressing exception, the instruction is cancelled and no exception
is taken.
Operation:
I.
Syntax:
Operands:
I.
Status Flags:
Opcode:
31
1
15
Prefetch cache line containing the address (Rp + SE(disp16)).
pref
p ∈ {0, 1, …, 15}
disp ∈ {-32768, -32767, ..., 32767}
Q:
V:
N:
Z:
C:
1
29
1
Rp[disp]
Not affected.
Not affected.
Not affected.
Not affected.
Not affected.
28
1
0
0
1
0
disp16
0
0
0
20
1
19
Rp
32000D–04/2011
0
16