ATtiny13A Atmel Corporation, ATtiny13A Datasheet - Page 64
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATtiny13A
Manufacturer Part Number
ATtiny13A
Description
Manufacturer
Atmel Corporation
Specifications of ATtiny13A
Flash (kbytes)
1 Kbytes
Pin Count
8
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
6
Ext Interrupts
6
Usb Speed
No
Usb Interface
No
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
4
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.06
Eeprom (bytes)
64
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 125
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
1
Output Compare Channels
2
Pwm Channels
2
32khz Rtc
No
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATtiny13A-MMU
Manufacturer:
DP
Quantity:
34 000
Part Number:
ATtiny13A-MMU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny13A-MMUR
Manufacturer:
TI
Quantity:
4 430
Part Number:
ATtiny13A-SFR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny13A-SHR
Manufacturer:
Laird Technologies Inc
Quantity:
400 000
Company:
Part Number:
ATtiny13A-SN
Manufacturer:
MICROCHIP
Quantity:
3 000
Company:
Part Number:
ATtiny13A-SS7R
Manufacturer:
Atmel
Quantity:
8 052
Part Number:
ATtiny13A-SSU
Manufacturer:
ATMEL可看货
Quantity:
20 000
Part Number:
ATtiny13A-SSUR
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
ATtiny13A-SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
11.6.1
11.7
11.7.1
11.7.2
64
Modes of Operation
ATtiny13A
Compare Output Mode and Waveform Generation
Normal Mode
Clear Timer on Compare Match (CTC) Mode
The design of the Output Compare pin logic allows initialization of the OC0x state before the out-
put is enabled. Note that some COM0x[1:0] bit settings are reserved for certain modes of
operation.
The Waveform Generator uses the COM0x[1:0] bits differently in Normal, CTC, and PWM
modes. For all modes, setting the COM0x[1:0] = 0 tells the Waveform Generator that no action
on the OC0x Register is to be performed on the next Compare Match. For compare output
actions in the non-PWM modes refer to
Table 11-3 on page
A change of the COM0x[1:0] bits state will have effect at the first Compare Match after the bits
are written. For non-PWM modes, the action can be forced to have immediate effect by using
the FOC0x strobe bits.
The mode of operation, i.e., the behavior of the Timer/Counter and the Output Compare pins, is
defined by the combination of the Waveform Generation mode (WGM0[2:0]) and Compare Out-
put mode (COM0x[1:0]) bits. The Compare Output mode bits do not affect the counting
sequence, while the Waveform Generation mode bits do. The COM0x[1:0] bits control whether
the PWM output generated should be inverted or not (inverted or non-inverted PWM). For non-
PWM modes the COM0x[1:0] bits control whether the output should be set, cleared, or toggled
at a Compare Match
For detailed timing information refer to
11-10 on page 69
68.
The simplest mode of operation is the Normal mode (WGM0[2:0] = 0). In this mode the counting
direction is always up (incrementing), and no counter clear is performed. The counter simply
overruns when it passes its maximum 8-bit value (TOP = 0xFF) and then restarts from the bot-
tom (0x00). In normal operation the Timer/Counter Overflow Flag (TOV0) will be set in the same
timer clock cycle as the TCNT0 becomes zero. The TOV0 Flag in this case behaves like a ninth
bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt
that automatically clears the TOV0 Flag, the timer resolution can be increased by software.
There are no special cases to consider in the Normal mode, a new counter value can be written
anytime.
The Output Compare Unit can be used to generate interrupts at some given time. Using the Out-
put Compare to generate waveforms in Normal mode is not recommended, since this will
occupy too much of the CPU time.
In Clear Timer on Compare or CTC mode (WGM0[2:0] = 2), the OCR0A Register is used to
manipulate the counter resolution. In CTC mode the counter is cleared to zero when the counter
value (TCNT0) matches the OCR0A. The OCR0A defines the top value for the counter, hence
also its resolution. This mode allows greater control of the Compare Match output frequency. It
also simplifies the operation of counting external events.
See “Register Description” on page 70.
and
71, and for phase correct PWM refer to
(See “Compare Match Output Unit” on page
Figure 11-11 on page 70
Figure 11-8 on page
Table 11-2 on page
in
“Timer/Counter Timing Diagrams” on page
Table 11-4 on page
69,
70. For fast PWM mode, refer to
Figure 11-9 on page
63.).
71.
8126E–AVR–07/10
69,
Figure