ATUC64L4U Atmel Corporation, ATUC64L4U Datasheet
ATUC64L4U
Specifications of ATUC64L4U
Available stocks
Related parts for ATUC64L4U
ATUC64L4U Summary of contents
Page 1
... PWM with a Source Clock up to 150MHz • Four Universal Synchronous/Asynchronous Receiver/Transmitters (USART) – Independent Baudrate Generator, Support for SPI Interfaces – Support for Hardware Handshaking ® ® AVR Microcontroller 32-bit Atmel AVR Microcontroller ATUC256L3U ATUC128L3U ATUC64L3U ATUC256L4U ATUC128L4U ATUC64L4U Summary 32142AS–12/2011 ...
Page 2
One Master/Slave Serial Peripheral Interface (SPI) with Chip Select Signals – SPI Slaves can be Addressed • Two Master and Two Slave Two-wire Interfaces (TWI), 400kbit/s I • One 8-channel Analog-to-digital Converter (ADCIFB) with up to ...
Page 3
Description The Atmel on the AVR32 UC RISC processor running at frequencies up to 50MHz. AVR32 high- performance 32-bit RISC microprocessor core, designed for cost-sensitive embedded applica- tions, with particular emphasis on low power consumption, high ...
Page 4
The Frequency Meter (FREQM) allows accurate measuring of a clock frequency by comparing known reference clock. The Full-speed USB 2.0 device interface (USBC) supports several USB classes at the same time, thanks to the rich end-point configuration. ...
Page 5
Overview 2.1 Block Diagram Figure 2-1. RESET_N PA PB 32142AS–12/2011 Block Diagram MCKO MDO[5..0] MSEO[1..0] AVR32UC CPU EVTI_N NEXUS EVTO_N CLASS 2+ TCK MEMORY PROTECTION UNIT JTAG OCD TDO INTERFACE TDI INSTR TMS INTERFACE DATAOUT aWire M M S/M ...
Page 6
... Phase Locked Loop 40-240MHz (PLL) Crystal Oscillator 0.45-16MHz (OSC0) Crystal Oscillator 32KHz (OSC32K) RC Oscillator 120MHz (RC120M) RC Oscillator 115kHz (RCSYS) RC Oscillator 32kHz (RC32K) 8-channel 12-bit 50MHz TQFP64/QFN64 ATUC64/128/256L3/4U ATUC256L4U ATUC128L4U ATUC64L4U 256KB 128KB 32KB TQFP48/QFN48/TLLGA48 64KB 16KB 6 ...
Page 7
Package and Pinout 3.1 Package The device pins are multiplexed with peripheral functions as described in Figure 3-1. PA15 PA16 PA17 PA19 PA18 VDDIO GND PB11 GND PA10 PA12 VDDIO 32142AS–12/2011 ATUC64/128/256L4U TQFP48/QFN48 Pinout ...
Page 8
Figure 3-2. PA16 PA17 PA19 PA18 VDDIO GND PB11 GND PA10 PA12 VDDIO 32142AS–12/2011 ATUC64/128/256L4U TLLGA48 Pinout ATUC64/128/256L3/4U 24 PA21 23 PB10 22 RESET_N 21 PB04 20 PB05 19 ...
Page 9
Figure 3-3. PA15 PA16 PA17 PA19 PA18 PB23 PB24 PB11 PB15 PB16 PB17 PB18 PB25 PA10 PA12 VDDIO 32142AS–12/2011 ATUC64/128/256L3U TQFP64/QFN64 Pinout ATUC64/128/256L3/4U 32 ...
Page 10
Peripheral Multiplexing on I/O lines 3.2.1 Multiplexed Signals Each GPIO line can be assigned to one of the peripheral functions. The following table describes the peripheral signals multiplexed to the GPIO lines. Table 3-1. GPIO Controller Function Multiplexing G ...
Page 11
Table 3-1. GPIO Controller Function Multiplexing 39 51 PA17 17 VDDIO 41 53 PA18 18 VDDIO 40 52 PA19 19 VDDIO 25 33 PA20 20 VDDIN 24 32 PA21 21 VDDIN 9 13 PA22 22 VDDIO 6 8 PB00 32 ...
Page 12
Table 3-1. GPIO Controller Function Multiplexing 58 PB16 48 VDDIO 59 PB17 49 VDDIO 60 PB18 50 VDDIO 4 PB19 51 VDDIO 5 PB20 52 VDDIO 40 PB21 53 VDDIO 41 PB22 54 VDDIO 54 PB23 55 VDDIO 55 PB24 ...
Page 13
Peripheral Functions Each GPIO line can be assigned to one of several peripheral functions. The following table describes how the various peripheral functions are selected. The last listed function has priority in case multiple functions are enabled on the ...
Page 14
Table 3-4. Pin EVTO_N MCKO MSEO[1] MSEO[0] 3.2.6 Oscillator Pinout The oscillators are not mapped to the normal GPIO functions and their muxings are controlled by registers in the System Control Interface (SCIF). Please refer to the SCIF chapter for ...
Page 15
Signal Descriptions The following table gives details on signal name classified by peripheral. Table 3-7. Signal Descriptions List Signal Name Function CLK D/A Clock out DAC1 - DAC0 D/A Bitstream out DACN1 - DACN0 D/A Inverted bitstream out ACAN3 ...
Page 16
Table 3-7. Signal Descriptions List ISCK I2S Serial Clock ISDI I2S Serial Data In ISDO I2S Serial Data Out IWS I2S Word Select TCK Test Clock TDI Test Data In TDO Test Data Out TMS Test Mode Select RESET_N Reset ...
Page 17
Table 3-7. Signal Descriptions List B1 Channel 1 Line B B2 Channel 2 Line B CLK0 Channel 0 External Clock Input CLK1 Channel 1 External Clock Input CLK2 Channel 2 External Clock Input TWALM SMBus SMBALERT TWCK Two-wire Serial Clock ...
Page 18
Table 3-8. Signal Description List, Continued Signal Name Function EVTI_N Event In EVTO_N Event Out PA22 - PA00 Parallel I/O Controller I/O Port 0 PB27 - PB00 Parallel I/O Controller I/O Port 1 Note: 1. See Section 5. on page ...
Page 19
TWI Pins PA05/PA07/PA17 When these pins are used for TWI, the pins are open-drain outputs with slew-rate limitation and inputs with spike filtering. When used as GPIO pins or used for other peripherals, the pins have the same characteristics ...
Page 20
ADC Input Pins These pins are regular I/O pins powered from the VDDIO. However, when these pins are used for ADC inputs, the voltage applied to the pin must not exceed 1.98V. Internal circuitry ensures that the pin cannot ...
Page 21
... Memories 4.1 Embedded Memories • Internal high-speed flash – 256Kbytes (ATUC256L3U, ATUC256L4U) – 128Kbytes (ATUC128L3U, ATUC128L4U) – 64Kbytes (ATUC64L3U, ATUC64L4U) • Internal high-speed SRAM, single-cycle access at full speed – 32Kbytes (ATUC256L3U, ATUC256L4U, ATUC128L3U, ATUC128L4U) – 16Kbytes (ATUC64L3U, ATUC64L4U) 4.2 Physical Memory Map The system bus is implemented as a bus matrix. All system bus addresses are fixed, and they are never remapped in any way, not even during boot ...
Page 22
Peripheral Address Map Table 4-3. Peripheral Address Mapping Address 0xFFFE0000 0xFFFE0400 0xFFFE0800 0xFFFE1000 0xFFFF0000 0xFFFF1000 0xFFFF1400 0xFFFF1800 0xFFFF1C00 0xFFFF2000 0xFFFF2400 0xFFFF2800 0xFFFF2C00 0xFFFF3000 0xFFFF3400 0xFFFF3800 0xFFFF3C00 0xFFFF4000 32142AS–12/2011 Peripheral Name FLASHCDW Flash Controller - FLASHCDW HMATRIX HSB Matrix - ...
Page 23
Table 4-3. Peripheral Address Mapping 0xFFFF4400 0xFFFF4800 0xFFFF4C00 0xFFFF5000 0xFFFF5400 0xFFFF5800 0xFFFF5C00 0xFFFF6000 0xFFFF6400 0xFFFF6800 0xFFFF6C00 0xFFFF7000 0xFFFF7400 0xFFFF7800 4.4 CPU Local Bus Mapping Some of the registers in the GPIO module are mapped onto the CPU local bus, in ...
Page 24
The following GPIO registers are mapped on the local bus: Table 4-4. Port 0 1 32142AS–12/2011 Local Bus Mapped GPIO Registers Register Output Driver Enable Register (ODER) Output Value Register (OVR) Pin Value Register (PVR) Output Driver Enable Register (ODER) ...
Page 25
Supply and Startup Considerations 5.1 Supply Considerations 5.1.1 Power Supplies The ATUC64/128/256L3/4U has several types of power supply pins: • VDDIO: Powers I/O lines. Voltage is 1.8 to 3.3V nominal. • VDDIN: Powers I/O lines, the USB pins, and ...
Page 26
Regulator Connection The ATUC64/128/256L3/4U supports three power supply configurations: • 3.3V single supply mode – Shutdown mode is not available • 1.8V single supply mode – Shutdown mode is not available • 3.3V supply mode, with 1.8V regulated I/O ...
Page 27
Single Supply Mode In 3.3V single supply mode the internal regulator is connected to the 3.3V source (VDDIN pin) and its output feeds VDDCORE. single supply mode. All I/O lines will be powered by the same power (VDDIN=VDDIO). ...
Page 28
Single Supply Mode In 1.8V single supply mode the internal regulator is not used, and VDDIO and VDDCORE are powered by a single 1.8 V supply as shown in same power (VDDIN = VDDIO = VDDCORE). Figure 5-3. ...
Page 29
Supply Mode with 1.8V Regulated I/O Lines In this mode, the internal regulator is connected to the 3.3V source and its output is connected to both VDDCORE and VDDIO as shown in use Shutdown mode. Figure 5-4. 1.98-3.6V ...
Page 30
Power-up Sequence 5.1.4.1 Maximum Rise Rate To avoid risk of latch-up, the rise rate of the power supplies must not exceed the values described in Recommended order for power supplies is also described in this chapter. 5.1.4.2 Minimum Rise ...
Page 31
Programming and Debugging 6.1 Overview The ATUC64/128/256L3/4U supports programming and debugging through two interfaces, JTAG or aWire. JTAG is an industry standard interface and allows boundary scan for PCB test- ing, as well as daisy-chaining of multiple devices on ...
Page 32
Table 6-1. Memory Service Reserved 6.2.2 SAB Security Restrictions The Service Access bus can be restricted by internal security measures. A short description of the security measures are found in the table below. 6.2.2.1 Security measure and control location A ...
Page 33
Table 6-4. OCD DCCPU, OCD DCEMU, OCD DCSR User page Other accesses Table 6-5. OCD DCCPU, OCD DCEMU, OCD DCSR User page FLASHCDW PB interface FLASH pages outside BOOTPROT Other accesses 32142AS–12/2011 Security Bit SAB Restrictions Name Address start 0x100000110 ...
Page 34
Electrical Characteristics 7.1 Absolute Maximum Ratings* Table 7-1. Absolute Maximum Ratings Operating temperature..................................... -40°C to +85°C Storage temperature...................................... -60°C to +150°C Voltage on input pins (except for 5V pins) with respect to ground .................................................................-0. (1) Voltage on ...
Page 35
Table 7-3. Symbol V VDDIO V VDDIN V VDDCORE V VDDANA Note: 7.3 Maximum Clock Frequencies These parameters are given in the following conditions: • V VDDCORE • Temperature = -40°C to 85°C Table 7-4. Clock Frequencies Symbol Parameter f ...
Page 36
V – Corresponds to the 3.3V supply mode with 1.8V regulated I/O lines, please refer to • Operating conditions, external core supply – V – Corresponds to the 1.8V single supply mode, please refer to the Supply and Startup ...
Page 37
Table 7-5. Power Consumption for Different Operating Modes Mode Conditions CPU running a recursive Fibonacci algorithm (1) Active CPU running a division algorithm (1) Idle (1) Frozen (1) Standby Stop DeepStop -OSC32K and AST stopped -Internal core supply -OSC32K running ...
Page 38
Figure 7-2. 32142AS–12/2011 Measurement Schematic, External Core Supply VDDIN Amp0 VDDIO VDDCORE VDDANA ATUC64/128/256L3/4U 38 ...
Page 39
I/O Pin Characteristics Table 7-6. Normal I/O Pin Characteristics Symbol Parameter R Pull-up resistance PULLUP V Input low-level voltage IL V Input high-level voltage IH V Output low-level voltage OL V Output high-level voltage OH (2) f Output frequency ...
Page 40
Table 7-7. High-drive I/O Pin Characteristics Symbol Parameter V Input low-level voltage IL V Input high-level voltage IH V Output low-level voltage OL V Output high-level voltage OH Output frequency, all High-drive I/O f MAX pins, except PA08 and PA09 ...
Page 41
Table 7-8. High-drive I/O, 5V Tolerant, Pin Characteristics Symbol Parameter V Input high-level voltage IH V Output low-level voltage OL V Output high-level voltage OH (2) f Output frequency MAX (2) t Rise time RISE (2) t Fall time FALL ...
Page 42
Table 7-9. TWI Pin Characteristics Symbol Parameter t Fall time FALL f Max frequency MAX Note corresponds to either V VDD 7.6 Oscillator Characteristics 7.6.1 Oscillator 0 (OSC0) Characteristics 7.6.1.1 Digital Clock Characteristics The following table describes the ...
Page 43
Table 7-11. Crystal Oscillator Characteristics Symbol Parameter t Startup time STARTUP I Current consumption OSC Notes: 1. Please refer to the SCIF chapter for details. 2. Nominal crystal cycles. 3. These values are based on simulation and characterization of other ...
Page 44
Notes: 1. Nominal crystal cycles. 2. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same pro- cess technology. These values are not covered by test limits in production. 7.6.3 Phase Locked Loop (PLL) ...
Page 45
Figure 7-4. DFLL Open Loop Frequency Variation 160 150 140 130 120 110 100 90 80 -40 -20 Notes: 1. The plot shows a typical open loop mode behavior with COARSE= 99 and FINE= 255. 2. These values are based ...
Page 46
RC Oscillator (RC32K) Characteristics Table 7-16. 32kHz RC Oscillator Characteristics Symbol Parameter (1) f Output frequency OUT I Current consumption RC32K (1) t Startup time STARTUP Note: 1. These values are based on simulation and characterization of other ...
Page 47
Table 7-20. Flash Endurance and Data Retention Symbol Parameter N Array endurance (write/page) FARRAY N General Purpose fuses endurance (write/bit) FFUSE t Data retention RET 7.8 ABDACB Electrical Characteristics. Table 7-21. ABDACB Electrical Characteristics Symbol Parameter Resolution (1)(2)(3) Dynamic range ...
Page 48
Analog Characteristics 7.9.1 Voltage Regulator Characteristics Table 7-22. VREG Electrical Characteristics Symbol Parameter V Input voltage range VDDIN V Output voltage, calibrated value VDDCORE Output voltage accuracy ( output current OUT I Static current of internal regulator ...
Page 49
Power-on Reset 18 Characteristics Table 7-24. POR18 Characteristics Symbol Parameter V Voltage threshold on V POT+ V Voltage threshold on V POT- (1) t Detection time DET I Current consumption POR18 (1) t Startup time STARTUP Note: 1. These ...
Page 50
Power-on Reset 33 Characteristics Table 7-25. POR33 Characteristics Symbol Parameter V Voltage threshold on V POT+ V Voltage threshold on V POT- (1) t Detection time DET I Current consumption POR33 (1) t Startup time STARTUP Note: 1. These ...
Page 51
Brown Out Detector Characteristics The values in Fuse register. Table 7-26. BODLEVEL Value 011111 binary (31) 0x1F 100111 binary (39) 0x27 Table 7-27. BOD Characteristics Symbol Parameter V BOD hysteresis HYST t Detection time DET I Current consumption BOD ...
Page 52
Analog to Digital Converter Characteristics Table 7-29. ADC Characteristics Symbol Parameter f ADC clock frequency ADC t Startup time STARTUP t Conversion time (latency) CONV Throughput rate V Reference voltage range ADVREFP I Current consumption on V ADC Current ...
Page 53
C ( SOURCE sample and hold time. Figure 7- The minimum sample and hold time (in ns) can be found using this formula: t SAMPLEHOLD Where n is the number of bits in the conversion. ADCIFB ACR register. ...
Page 54
Note: 1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same pro- cess technology. These values are not covered by test limits in production. Table 7-33. Transfer Characteristics, 8-bit Resolution Mode Parameter Resolution ...
Page 55
Analog Comparator Characteristics Table 7-35. Analog Comparator Characteristics Symbol Parameter Condition Positive input (3) voltage range Negative input (3) voltage range V f (3) AC Statistical offset filter length = 2, hysteresis = 0 Clock frequency for f AC ...
Page 56
Strong Pull-up Pull-down Table 7-37. Strong Pull-up Pull-down Parameter Pull-down resistor Pull-up resistor 7.9.10 USB Transceiver Characteristics The USB on-chip buffers comply with the Universal Serial Bus (USB) v2.0 standard. All AC parameters related to these buffers can be ...
Page 57
Timing Characteristics 7.10.1 Startup, Reset, and Wake-up Timing The startup, reset, and wake-up timings are calculated using the following formula CONST Where clock source other than RCSYS is selected as the CPU clock, the oscillator startup ...
Page 58
USART in SPI Mode Timing 7.10.3.1 Master mode Figure 7-9. SPCK MISO MOSI Figure 7-10. USART in SPI Master Mode with (CPOL= 0 and CPHA (CPOL= 1 and SPCK MISO MOSI Table 7-41. USART in SPI Mode ...
Page 59
Maximum SPI Frequency, Master Output The maximum SPI master output frequency is given by the following formula: Where the maximum frequency of the SPI pins. Please refer to the I/O Pin Characteristics section for the maximum frequency of the pins. ...
Page 60
Figure 7-12. USART in SPI Slave Mode with (CPOL= CPHA (CPOL= CPHA= 1) SPCK MISO MOSI Figure 7-13. USART in SPI Slave Mode, NPCS Timing SPCK, CPOL=0 SPCK, CPOL=1 NSS Table 7-42. USART in SPI mode Timing, Slave ...
Page 61
Maximum SPI Frequency, Slave Input Mode The maximum SPI slave input frequency is given by the following formula: Where on CPOL and NCPHA. chapter for a description of this clock. Maximum SPI Frequency, Slave Output Mode The maximum SPI slave ...
Page 62
Figure 7-15. SPI Master Mode with (CPOL= 0 and NCPHA (CPOL= 1 and NCPHA= 0) SPCK MISO MOSI Table 7-43. SPI Timing, Master Mode Symbol Parameter SPI0 MISO setup time before SPCK rises SPI1 MISO hold time after ...
Page 63
Slave mode Figure 7-16. SPI Slave Mode with (CPOL= 0 and NCPHA (CPOL= 1 and NCPHA= 0) SPCK MISO MOSI Figure 7-17. SPI Slave Mode with (CPOL= NCPHA (CPOL= NCPHA= 1) SPCK MISO MOSI Figure ...
Page 64
Table 7-44. SPI Timing, Slave Mode Symbol Parameter SPI6 SPCK falling to MISO delay SPI7 MOSI setup time before SPCK rises SPI8 MOSI hold time after SPCK rises SPI9 SPCK rising to MISO delay SPI10 MOSI setup time before SPCK ...
Page 65
TWIM and TWIS user interface registers. Please refer to the TWIM and TWIS sections for more information. Table 7-45. TWI-Bus Timing Requirements Symbol Parameter t TWCK and TWD rise time r t TWCK and TWD fall time f t (Repeated) ...
Page 66
JTAG Timing Figure 7-19. JTAG Interface Signals TMS/TDI Boundary Scan Inputs Boundary Scan Outputs (1) Table 7-46. JTAG Timings Symbol Parameter JTAG0 TCK Low Half-period JTAG1 TCK High Half-period JTAG2 TCK Period JTAG3 TDI, TMS Setup before TCK High ...
Page 67
Mechanical Characteristics 8.1 Thermal Considerations 8.1.1 Thermal Data Table 8-1 Table 8-1. Symbol θ JA θ JC θ JA θ JC θ JA θ JC θ JA θ JC θ JA θ JC 8.1.2 Junction Temperature The average chip-junction ...
Page 68
Package Drawings Figure 8-1. TQFP-48 Package Drawing Table 8-2. Device and Package Maximum Weight 140 Table 8-3. Package Characteristics Moisture Sensitivity Level Table 8-4. Package Reference JEDEC Drawing Reference JESD97 Classification 32142AS–12/2011 ATUC64/128/256L3/4U mg MSL3 MS-026 E3 68 ...
Page 69
Figure 8-2. QFN-48 Package Drawing Note: The exposed pad is not connected to anything internally, but should be soldered to ground to increase board level reliability. Table 8-5. Device and Package Maximum Weight 140 Table 8-6. Package Characteristics Moisture Sensitivity ...
Page 70
Figure 8-3. TLLGA-48 Package Drawing Table 8-8. Device and Package Maximum Weight 39.3 Table 8-9. Package Characteristics Moisture Sensitivity Level Table 8-10. Package Reference JEDEC Drawing Reference JESD97 Classification 32142AS–12/2011 ATUC64/128/256L3/4U mg MSL3 N ...
Page 71
Figure 8-4. TQFP-64 Package Drawing Table 8-11. Device and Package Maximum Weight 300 Table 8-12. Package Characteristics Moisture Sensitivity Level Table 8-13. Package Reference JEDEC Drawing Reference JESD97 Classification 32142AS–12/2011 ATUC64/128/256L3/4U mg MSL3 MS-026 E3 71 ...
Page 72
Figure 8-5. QFN-64 Package Drawing Note: The exposed pad is not connected to anything internally, but should be soldered to ground to increase board level reliability. Table 8-14. Device and Package Maximum Weight 200 Table 8-15. Package Characteristics Moisture Sensitivity ...
Page 73
Soldering Profile Table 8-17 Table 8-17. Profile Feature Average Ramp-up Rate (217°C to Peak) Preheat Temperature 175°C ±25°C Time Maintained Above 217°C Time within 5°C of Actual Peak Temperature Peak Temperature Range Ramp-down Rate Time 25°C to Peak Temperature ...
Page 74
Ordering Information Table 9-1. Ordering Information Device Ordering Code ATUC256L3U-AUTES ATUC256L3U-AUT ATUC256L3U-AUR ATUC256L3U ATUC256L3U-Z3UTES ATUC256L3U-Z3UT ATUC256L3U-Z3UR ATUC128L3U-AUT ATUC128L3U-AUR ATUC128L3U ATUC128L3U-Z3UT ATUC128L3U-Z3UR ATUC64L3U-AUT ATUC64L3U-AUR ATUC64L3U ATUC64L3U-Z3UT ATUC64L3U-Z3UR 32142AS–12/2011 Carrier Type Package Package Type ES Tray TQFP 64 Tape & Reel ...
Page 75
... ATUC256L4U-ZAUT ATUC256L4U-ZAUR ATUC256L4U-D3HES ATUC256L4U-D3HT ATUC256L4U-D3HR ATUC128L4U-AUT ATUC128L4U-AUR ATUC128L4U-ZAUT ATUC128L4U ATUC128L4U-ZAUR ATUC128L4U-D3HT ATUC128L4U-D3HR ATUC64L4U-AUT ATUC64L4U-AUR ATUC64L4U-ZAUT ATUC64L4U ATUC64L4U-ZAUR ATUC64L4U-D3HT ATUC64L4U-D3HR 32142AS–12/2011 Carrier Type Package Package Type ES Tray TQFP 48 Tape & Reel JESD97 Classification E3 ES Tray QFN 48 Tape & Reel ES Tray ...
Page 76
Errata 10.1 Rev. C 10.1.1 SCIF 1. The RC32K output on PA20 is not always permanently disabled The RC32K output on PA20 may sometimes re-appear. Fix/Workaround Before using RC32K for other purposes, the following procedure has to be followed ...
Page 77
SPI bad serial clock generation on 2nd chip_select when SCBR=1, CPOL=1, and NCPHA=0 When multiple chip selects (CS) are in use, if one of the baudrates equal 1 while one (CSRn.SCBR=1) of the others do not equal 1, and ...
Page 78
PB clock frequency to the GCLK_CAT frequency. This results in premature loss of charge from the sense capacitors and thus increased vari- ability of the acquired count values. Fix/Workaround Enable ...
Page 79
The SCIF UNLOCK feature will be enabled if the value 0x5A5A5A5A is written to any loca- tion in the SCIF memory range. Fix/Workaround None. 10.2.2 WDT 1. WDT Control Register does not have synchronization feedback When writing to the Timeout ...
Page 80
Fix/Workaround Always disable mode fault detection before using the SPI by writing a one to MR.MODFDIS. 6. SPI RDR.PCS is not correct The PCS (Peripheral Chip Select) field in the SPI RDR (Receive Data Register) does not correctly indicate ...
Page 81
Configure the lower channel with RA = 0x1 and RC = 0x2 to produce a dummy clock cycle for the upper channel. After the dummy cycle has been generated, indicated by the SR.CPCS bit, reconfigure the RA and RC registers ...
Page 82
Rev. A 10.3.1 Device 1. JTAGID is wrong The JTAGID is 0x021DF03F. Fix/Workaround None. 10.3.2 FLASHCDW 1. General-purpose fuse programming does not work The general-purpose fuses cannot be programmed and are stuck at 1. Please refer to the Fuse ...
Page 83
If the CPU is in idle or frozen sleep mode and a module state that triggers sleep walk- ing, all PB clocks will be masked except the PB clock to the sleepwalking module. Fix/Workaround Mask all clock ...
Page 84
None. 10.3.5 WDT 1. Clearing the Watchdog Timer (WDT) counter in second half of timeout period will issue a Watchdog reset If the WDT counter is cleared in the second half of the timeout period, the WDT will immedi- ately ...
Page 85
SPI disable does not work in SLAVE mode SPI disable does not work in SLAVE mode. Fix/Workaround Read the last received data, then perform a software reset by writing a one to the Software Reset bit in the Control ...
Page 86
When the TWIS stretches TWCK due to a slave address match, it also holds TWD low for the same duration receiving data. When TWIS releases TWCK, it releases TWD at the same time. This can ...
Page 87
Autonomous CAT acquisition must be longer than AST source clock period When using the AST to trigger CAT autonomous touch acquisition in sleep modes where the CAT bus clock is turned off, the CAT will start several acquisitions if ...
Page 88
Enable pull-ups on PB13 to PB27 by writing 0x0FFFE000 to the PUERS1 register in the GPIO. 3. PA17 has low ESD tolerance PA17 only tolerates 500V ESD pulses (Human Body Model). Fix/Workaround Care must be taken during manufacturing and PCB ...
Page 89
Datasheet Revision History Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision. 11.1 Rev. A – 12/2011 1. 32142AS–12/2011 Initial revision. ...
Page 90
Table of Contents Features ..................................................................................................... 1 1 Description ............................................................................................... 3 2 Overview ................................................................................................... 5 3 Package and Pinout ................................................................................. 7 4 Memories ................................................................................................ 21 5 Supply and Startup Considerations ..................................................... 25 6 Programming and Debugging .............................................................. 31 7 Electrical Characteristics ...
Page 91
Mechanical Characteristics ................................................................... 67 9 Ordering Information ............................................................................. 74 10 Errata ....................................................................................................... 76 11 Datasheet Revision History .................................................................. 89 Table of Contents....................................................................................... i 32142AS–12/2011 8.1 Thermal Considerations ..................................................................................67 8.2 Package Drawings ...........................................................................................68 8.3 Soldering Profile ..............................................................................................73 10.1 Rev. C ...
Page 92
... Atmel , logo and combinations thereof, AVR Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL ...