AD7666 Analog Devices, AD7666 Datasheet - Page 21

no-image

AD7666

Manufacturer Part Number
AD7666
Description
Manufacturer
Analog Devices
Datasheet

Specifications of AD7666

Resolution (bits)
16bit
# Chan
1
Sample Rate
500kSPS
Interface
Par,Ser,SPI
Analog Input Type
Diff-Uni
Ain Range
(Vref) p-p,2.5V p-p,Uni (Vref),Uni 2.5V
Adc Architecture
SAR
Pkg Type
CSP,QFP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7666AST
Manufacturer:
ADI
Quantity:
300
Part Number:
AD7666AST
Manufacturer:
AD
Quantity:
8 000
Part Number:
AD7666ASTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7666ASTZRL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
CONVERSION CONTROL
Figure 33 shows the detailed timing diagrams of the conversion
process. The AD7666 is controlled by the CNVST signal, which
initiates conversion. Once initiated, it cannot be restarted or
aborted, even by the power-down input PD, until the conversion
is complete. CNVST operates independently of CS and RD .
Conversions can be automatically initiated with the AD7666. If
CNVST is held LOW when BUSY is LOW, the AD7666 controls
the acquisition phase and automatically initiates a new
conversion. By keeping CNVST LOW, the AD7666 keeps the
conversion process running by itself. It should be noted that the
analog input must be settled when BUSY goes LOW. Also, at
power-up, CNVST should be brought LOW once to initiate the
conversion process. In this mode, the AD7666 can run slightly
faster than the guaranteed 500 kSPS.
Although CNVST is a digital signal, it should be designed with
special care with fast, clean edges, and levels with minimum
overshoot and undershoot or ringing.
The CNVST trace should be shielded with ground and a low
value serial resistor (i.e., 50 Ω) termination should be added
close to the output of the component that drives this line.
For applications where SNR is critical, the CNVST signal should
have very low jitter. This may be achieved by using a dedicated
oscillator for CNVST generation, or to clock CNVST with a
high frequency, low jitter clock, as shown in Figure 26.
Rev. 0 | Page 21 of 28
CS = RD = 0
MODE
CNVST
CNVST
BUSY
RESET
CNVST
BUSY
BUSY
DATA
DATA
BUS
Figure 35. Master Parallel Data Timing for Reading (Continuous Read)
ACQUIRE
t
t
3
5
t
3
t
Figure 33. Basic Conversion Timing
PREVIOUS CONVERSION DATA
CONVERT
1
t
7
Figure 34. RESET Timing
t
4
t
t
1
9
t
2
t
6
t
10
ACQUIRE
t
t
4
8
t
8
t
11
AD7666
NEW DATA
CONVERT

Related parts for AD7666