AD7675 Analog Devices, AD7675 Datasheet - Page 6

• Manufacturer Part Number: AD7675
• Manufacturer: Analog Devices

Specifications of AD7675

• Resolution (bits): 16bit
• # Chan: 1
• Sample Rate: 100kSPS
• Interface: Par,Ser,SPI
• Analog Input Type: Diff-Uni
• Ain Range: (2Vref) p-p
• Adc Architecture: SAR
• Pkg Type: QFP

AD7675
Pin No.
21
22
23
24
25–28
29
30
31
32
33
34
35
36
37
38
39
43
NOTES
AI = Analog Input
DI = Digital Input
DI/O = Bidirectional Digital
DO = Digital Output
P = Power
Mnemonic
DATA[8]
or SDOUT
DATA[9]
or SCLK
DATA[10]
or SYNC
DATA[11]
or RDERROR
DATA[12:15]
BUSY
DGND
RD
CS
RESET
PD
CNVST
AGND
REF
REFGND
IN–
IN+
Type
DO
DI/O
DO
DO
DO
DO
P
DI
DI
DI
DI
DI
P
AI
AI
AI
AI
Description
When SER/PAR is LOW, this output is used as the Bit 8 of the Parallel Port Data Output Bus.
When SER/PAR is HIGH, this output, part of the serial port, is used as a serial data output
synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7675
provides the conversion result, MSB first, from its internal shift register. The DATA
format is determined by the logic level of OB/2C. In serial mode, when EXT/INT is LOW,
SDOUT is valid on both edges of SCLK. In serial mode, when EXT/INT is HIGH: If
INVSCLK is LOW, SDOUT is updated on SCLK rising edge and valid on the next falling
edge. If INVSCLK is HIGH, SDOUT is updated on SCLK falling edge and valid on the next
rising edge.
When SER/PAR is LOW, this output is used as the Bit 9 of the Parallel Port Data Output Bus.
When SER/PAR is HIGH, this pin, part of the serial port, is used as a serial data clock input
or output, dependent upon the logic state of the EXT/INT Pin. The active edge where the
data SDOUT is updated depends upon the logic state of the INVSCLK Pin.
When SER/PAR is LOW, this output is used as the Bit 10 of the Parallel Port Data Output Bus.
When SER/PAR is HIGH, this output, part of the serial port, is used as a digital output frame
synchronization for use with the internal data clock (EXT/INT = Logic LOW). When a read
sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH
while SDOUT output is valid. When a read sequence is initiated and INVSYNC is HIGH,
SYNC is driven LOW and remains LOW while SDOUT output is valid.
When SER/PAR is LOW, this output is used as the Bit 11 of the Parallel Port Data Output Bus.
When SER/PAR is HIGH and EXT/INT is HIGH, this output, part of the serial port, is used
as an incomplete read error flag. In slave mode, when a data read is started and not complete
when the following conversion is complete, the current data is lost and RDERROR is pulsed high.
Bit 12 to Bit 15 of the Parallel Port Data output bus. These pins are always outputs regardless
of the state of SER/PAR.
Busy Output. Transitions HIGH when a conversion is started, and remains HIGH until the
conversion is complete and the data is latched into the on-chip shift register. The falling edge
of BUSY could be used as a data ready clock signal.
Must Be Tied to Digital Ground
Read Data. When CS and RD are both LOW, the interface parallel or serial output bus is enabled.
Chip Select. When CS and RD are both LOW, the interface parallel or serial output bus is
enabled. CS is also used to gate the external serial clock.
Reset Input. When set to a logic HIGH, reset the AD7675. Current conversion if any is aborted.
Power-Down Input. When set to a logic HIGH, power consumption is reduced and conver-
sions are inhibited after the current one is completed.
Start Conversion. If CNVST is HIGH when the acquisition phase (t
falling edge on CNVST puts the internal sample/hold into the hold state and initiates a
conversion. This mode is the most appropriate if low sampling jitter is desired. If CNVST is
LOW when the acquisition phase (t
state and a conversion is immediately started.
Must Be Tied to Analog Ground
Reference Input Voltage
Reference Input Analog Ground
Differential Negative Analog Input
Differential Positive Analog Input
PIN FUNCTION DESCRIPTIONS (continued)
–6–
8
) is complete, the internal sample/hold is put into the hold
8
) is complete, the next
REV. A