AD5762R Analog Devices, AD5762R Datasheet
AD5762R
Specifications of AD5762R
Available stocks
Related parts for AD5762R
AD5762R Summary of contents
Page 1
... The asynchronous clear function clears all DAC registers to either bipolar zero or zero scale, depending on the coding used. The AD5762R is ideal for both closed-loop servo control and open-loop control appli- cations. The AD5762R is available in a 32-lead TQFP and offers guaranteed specifications over the − ...
Page 2
... AD5762R TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Functional Block Diagram .............................................................. 3 Specifications..................................................................................... 4 AC Performance Characteristics ................................................ 6 Timing Characteristics ................................................................ 7 Absolute Maximum Ratings.......................................................... 10 Thermal Resistance .................................................................... 10 ESD Caution................................................................................ 10 Pin Configuration and Function Descriptions........................... 11 Typical Performance Characteristics ........................................... 13 Terminology .................................................................................... 19 Theory of Operation ...................................................................... 21 DAC Architecture....................................................................... 21 Reference Buffers........................................................................ 21 Serial Interface ............................................................................ 21 Simultaneous Updating via LDAC ...
Page 3
... GAIN REG A OFFSET REG A 16 INPUT DAC REG B REG B GAIN REG B OFFSET REG B REFERENCE LDAC Figure 1. Rev Page RSTOUT RSTIN REFA VOLTAGE MONITOR AND CONTROL BUFFERS G1 DAC DAC B G2 TEMP BUFFERS SENSOR REFB TEMP AD5762R ISCC VOUTA AGNDA VOUTB AGNDB ...
Page 4
... AD5762R SPECIFICATIONS −11 −16.5 V, AGND = DGND = REFGND = PGND = 0 V; REFA = REFB = 5 V external 2 5. kΩ LOAD Table 1. Parameter ACCURACY Resolution Relative Accuracy (INL) Differential Nonlinearity (DNL) Bipolar Zero Error Bipolar Zero Tempco 2 Zero-Scale Error ...
Page 5
... V −16.5 −11.4 2.7 5.25 V −85 dB 4.25 mA/channel 3.9 mA/channel 1.2 mA 180 mW Rev Page AD5762R 1 Test Conditions/Comments Per pin Per pin ± 5%, sinking 200 μ ± 5%, sourcing 200 μ 2 3.6 V, sinking 200 μ 2 3.6 V, sourcing 200 μA CC SDO only ...
Page 6
... AD5762R AC PERFORMANCE CHARACTERISTICS −11 −16.5 V, AGND = DGND = REFGND = PGND = 0 V; REFA, REFB external 2 5. kΩ LOAD Table 2. Parameter 1 DYNAMIC PERFORMANCE Output Voltage Settling Time Slew Rate Digital-to-Analog Glitch Energy Glitch Impulse Peak Amplitude ...
Page 7
... SCLK rising edge to SDO valid ns min SYNC rising edge to SCLK falling edge μs max SYNC rising edge to DAC output response time (LDAC = 0) ns min LDAC falling edge to SYNC rising edge ) and timed from a voltage level of 1 Rev Page unless otherwise noted. MAX AD5762R ...
Page 8
... AD5762R Timing Diagrams SCLK SYNC t 7 SDIN DB23 LDAC VOUTA/ VOUTB LDAC = 0 VOUTA/ VOUTB CLR VOUTA/ VOUTB SCLK SYNC t 7 DB23 SDIN SDO LDAC DB0 Figure 2. Serial Interface Timing Diagram ...
Page 9
... REGISTER TO BE READ DB23 UNDEFINED Figure 4. Readback Timing Diagram 200µ OUTPUT PIN C L 50pF 200µ Figure 5. Load Circuit for SDO Timing Diagram Rev Page DB0 NOP CONDITION DB0 SELECTED REGISTER DATA CLOCKED OUT V (MIN (MAX) OL AD5762R ...
Page 10
... AD5762R ABSOLUTE MAXIMUM RATINGS T = 25°C unless, otherwise noted. Transient currents 100 mA do not cause SCR latch-up. Table 4. Parameter Rating AV to AGND, DGND −0 + AGND, DGND +0 − DGND −0 Digital Inputs to DGND − ...
Page 11
... LDAC CONNECT Figure 6. Pin Configuration 1 Asserting this pin sets the DAC registers to 0x0000. . When programmed as outputs, D0 and D1 are referenced Rev Page VOUTA 22 AGNDA 21 AGNDB 20 VOUTB and DGND. CC AD5762R ...
Page 12
... AD5762R Pin No. Mnemonic Description 22 VOUTA Analog Output Voltage of DAC A. Buffered output with a nominal full-scale output range of ±10 V. The output amplifier is capable of directly driving a 10 kΩ, 200 pF load not connect to this pin not connect to this pin. 25 REFA External Reference Voltage. The reference input range and it programs the full-scale output voltage. ...
Page 13
... REFIN = 5V 0 10,000 20,000 30,000 40,000 50,000 DAC CODE ± ±15V DD SS REFIN = 5V – TEMPERATURE (° ± ±12V DD SS REFIN = 5V – TEMPERATURE (° ± AD5762R = ±12V SS 60,000 100 100 ...
Page 14
... AD5762R 0.15 0.10 0.05 0 –0.05 –0.10 –0.15 –0. ±15V DD SS REFIN = 5V –0.25 –40 – TEMPERATURE (°C) Figure 13. Differential Nonlinearity Error vs. Temperature ± 0.15 0.10 0.05 0 –0.05 –0.10 –0.15 –0. ±12V DD SS REFIN = 5V –0.25 –40 – TEMPERATURE (°C) Figure 14. Differential Nonlinearity Error vs. Temperature, ...
Page 15
... TEMPERATURE (°C) Figure 22. Bipolar Zero Error vs. Temperature 1.4 REFIN = 5V 1.2 1 0.8 0.6 0 0.2 0 –0.2 –40 – TEMPERATURE (°C) Figure 23. Gain Error vs. Temperature T = 25° 0.5 1.0 1.5 2.0 2.5 3.0 3.5 V (V) LOGIC Figure 24. DI vs. Logic Input Voltage CC AD5762R /V = ±12V 100 = ±12V = ±15V SS 80 100 4.0 4 ...
Page 16
... AD5762R 7000 T = 25°C A REFIN = 5V 6000 5000 4000 3000 2000 1000 0 –1000 –10 –5 0 SOURCE/SINK CURRENT (mA) Figure 25. Source and Sink Capability of Output Amplifier with Positive Full Scale Loaded 10,000 T = 25°C A REFIN = 5V 9000 8000 7000 6000 ±12V DD SS ...
Page 17
... LOAD CURRENT (µA) Figure 35. REFOUT Load Regulation 1.9 1.8 1.7 1.6 1.5 1.4 1.3 1.2 1.1 1.0 –40 – TEMPERATURE (°C) Figure 36. Temperature Output Voltage vs. Temperature AD5762R 18mV T = 25° ±15V DD SS 160 180 200 T = 25° ±15V 100 ...
Page 18
... AD5762R 5.003 5.002 5.001 5.000 4.999 4.998 4.997 –40 – TEMPERATURE (°C) Figure 37. Reference Output Voltage vs. Temperature 20 DEVICES SHOWN 60 80 100 Figure 38. Reference Output Temperature Drift (−40°C to +85°C) Rev Page MAX: 10ppm/°C TYP: 1.7ppm/°C ...
Page 19
... The ratio of the amplitude of the signal at the output of one DAC to a sine wave on the reference input of another DAC measured in decibels (dB). Reference Temperature Coefficient A measure of the change in the reference output voltage with a change in temperature expressed in parts per million per degree Celsius (ppm/°C). Rev Page AD5762R ...
Page 20
... AD5762R Digital Crosstalk A measure of the impulse injected into the analog output of one DAC from the digital inputs of another DAC but is measured when the DAC output is not updated specified in nanovolt- seconds (nV-sec) and measured with a full-scale code change on the data bus, that is, from all 0s to all 1s, and vice versa. ...
Page 21
... DAC that operates from supply voltages of ±11 ±16.5 V and has a buffered output voltage ±10.5263 V. Data is written to the AD5762R in a 24-bit word format via a 3-wire serial interface. The AD5762R also offers an SDO pin that is available for daisy chaining or readback. The AD5762R incorporates a power-on reset circuit that ensures that the DAC registers are loaded with 0x0000 on power-up ...
Page 22
... NOP command can be used in clocking AD5762R* out the data from the selected register on SDO. The readback diagram in to read back the fine gain register of Channel A on the AD5762R, implement the following sequence: 1. Write 0xA0XXXX to the input register. This write configures ...
Page 23
... The output voltage expression for the AD5762R is given by OUTPUT VOUTx where the decimal equivalent of the code loaded to the DAC. V REFIN ASYNCHRONOUS CLEAR (CLR) CLR is a negative edge triggered clear that allows the outputs to be cleared to either 0 V (twos complement coding) or negative full scale (offset binary coding) ...
Page 24
... AD5762R REGISTERS Table 9. Input Shift Register Format MSB DB23 DB22 DB21 R/W 0 REG2 Table 10. Input Shift Register Bit Function Descriptions Register Bit Descriptions R/W Indicates a read from or a write to the addressed register REG2, REG1, REG0 Used in association with the address bits, determines if a read or write operation is to the data register, offset ...
Page 25
... The fine gain register is addressed by setting the three REG bits to 100. The DAC address bits select the DAC channel with which the data transfer takes place (see Table 10). The AD5762R fine gain register is a 6-bit register that allows the user to adjust the gain of each DAC channel by − ...
Page 26
... The offset register is addressed by setting the three REG bits to 101. The DAC address bits select the DAC channel with which the data transfer is to take place (see Table 10). The AD5762R offset register is an 8-bit register and allows the user to adjust the offset of each channel by − ...
Page 27
... DIGITAL I/O PORT The AD5762R contains a 2-bit digital I/O port (D1 and D0). RSTIN These bits can be configured independently as inputs or outputs and can be driven or have their values read back via the serial interface ...
Page 28
... There are four possible sources of error to consider when choosing a voltage reference for high accuracy applications: initial accuracy, temperature coefficient of the output voltage, long term drift, and output voltage noise. Table 20. Some Precision References Recommended for Use with the AD5762R Initial Accuracy Part No. (mV Maximum) ADR435 ± ...
Page 29
... SYNC 1 SCLK 2 3 SDIN 4 SDO AD5762R 5 CLR 6 LDAC 10µF +5V +15V –15V Figure 43. Typical Operating Circuit Rev Page VOUTA 22 VOUTA AGNDA 21 AGNDB 20 VOUTB 19 VOUTB 100nF 10µF AD5762R ...
Page 30
... Design the PCB on which the AD5762R is mounted such that the analog and digital sections are separated and confined to certain areas of the board. If the AD5762R system where multiple devices require an AGNDx-to-DGND connection, establish the connection at one point only. Establish the star ground point as close as possible to the device. The AD5762R should have ample supply bypassing of 10 μ ...
Page 31
... Data Sheet EVALUATION BOARD Performance of the AD5762R can be evaluated using the AD5764R evaluation board. The evaluation board aids designers in evaluating the high per- formance of the part with a minimum of effort. All that is required with the evaluation board is a power supply and a PC. ...
Page 32
... VIEW A ROTATED 90° CCW ORDERING GUIDE 1 Model Function AD5762RCSUZ Dual 16-Bit DAC AD5762RCSUZ-REEL7 Dual 16-Bit DAC RoHS Compliant Part. ©2008–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. 1.20 0.75 MAX 0.60 0. 0° MIN ...