AD5724 Analog Devices, AD5724 Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD5724
Manufacturer Part Number
AD5724
Description
Complete, Quad, 12-Bit, Serial Input, Unipolar/Bipolar Voltage Output DACs
Manufacturer
Analog Devices
Datasheet
1.AD5724.pdf
(32 pages)
Specifications of AD5724
Resolution (bits)
12bit
Dac Update Rate
100kSPS
Dac Settling Time
8.5µs
Max Pos Supply (v)
+16.5V
Single-supply
Yes
Dac Type
Voltage Out
Dac Input Format
Ser,SPI
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5724AREZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD5724RBREZ
Manufacturer:
Analog Devices Inc
Quantity:
135
Part Number:
AD5724RBREZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5724RBREZ-REEL7
Manufacturer:
ANALOG
Quantity:
20 000
OUTPUT RANGE SELECT REGISTER
The output range select register is addressed by setting the three REG bits to 001. The DAC address bits select the DAC channel and the
range bits (R2, R1, R0) select the required output range (see Table 21 and Table 22).
Table 21. Programming the Required Output Range
MSB
R/W
0
Table 22. Output Range Options
R2
0
0
0
0
1
1
CONTROL REGISTER
The control register is addressed by setting the three REG bits to 011. The value written to the address and data bits determines the
control function selected. The control register options are shown in Table 23 and Table 24.
Table 23. Programming the Control Register
MSB
R/W
0
0
0
0
Table 24. Explanation of Control Register Options
Option
NOP
Clear
Load
SDO Disable
CLR Select
Clamp Enable
TSD Enable
Table 25. CLR Select Options
CLR Select Setting
0
1
Zero
0
0
0
0
Zero
0
0
0
0
0
REG2
REG2
0
R1
0
0
1
1
0
0
Description
No operation instruction used in readback operations.
Addressing this function sets the DAC registers to the clear code and updates the outputs.
Addressing this function updates the DAC registers and, consequently, the DAC outputs.
Set by the user to disable the SDO output. Cleared by the user to enable the SDO output (default).
See Table 25 for a description of the CLR select operation.
Set by the user to enable the current-limit clamp. The channel does not power down upon detection of an
overcurrent; the current is clamped at 20 mA (default).
Cleared by the user to disable the current-limit clamp. The channel powers down upon detection of an overcurrent.
Set by the user to enable the thermal shutdown feature. Cleared by the user to disable the thermal shutdown
feature (default).
REG1
1
1
1
1
Unipolar Output Range
0 V
Midscale
REG1
0
REG0
1
1
1
1
REG0
1
A2
0
0
1
1
R0
0
1
0
1
0
1
A1
0
0
0
0
A2
DAC address
A0
0
1
0
1
DB15 to DB4
Don’t care
Rev. D | Page 25 of 32
A1
Output Range (V)
+5
+10
+10.8
±5
±10
±10.8
A0
Output CLR Value
DB3
TSD enable
DB15 to DB3
Don’t care
Bipolar Output Range
0 V
Negative full scale
Clear, data = don’t care
Load, data = don’t care
NOP, data = don’t care
DB2
Clamp enable
AD5724/AD5734/AD5754
DB2
R2
DB1
CLR select
DB1
R1
LSB
DB0
SDO disable
LSB
DB0
R0