AD667 Analog Devices, AD667 Datasheet
AD667
Specifications of AD667
Available stocks
Related parts for AD667
AD667 Summary of contents
Page 1
...
Page 2
... V Span R to Reference Ground . . . . . . . . . . . . . . . . . 20 V Span R to Reference Ground . . . . . . . . . . . . . . . . . 50 – – ns Ref Out, V 100 Momentary Short to V 100 – – ns Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . 1000 mW 0 – – ns – –2– AD667K Min Typ Max 12 +2.0 +5 1/8 1/4 1/4 1/2 1/4 1/2 Monotonicity Guaranteed 0.1 0 0.05 0.1 ...
Page 3
... WRITE CYCLE #2 (Load Second Rank from First Rank; A2, A1 –3– AD667 AD667S Max Min Typ Max Units 12 12 Bits +5.5 +2.0 +5.5 V +0 1/4 1/8 1/2 LSB 1/2 1/8 3/4 LSB ...
Page 4
... NOTES *Refer to AD667/883B military data sheet. 1 For details on grade and package offerings screened in accordance with MIL-STD- 883, refer to the Analog Devices Military Products Databook or current AD667/ 883B data sheet Ceramic DIP Leadless Ceramic Chip Carrier Plastic DIP Plastic Leaded Chip. ...
Page 5
... V or unipolar output voltage ranges +10 V. Gain and offset drift are minimized in the AD667 because of the thermal tracking of the scaling resistors with other device com- ponents. Connections for various output voltage ranges are shown in Table I ...
Page 6
... AD667 and the output amplifier. The correct method for decoupling is to connect a capacitor from each power supply pin of the AD667 to the analog ground pin of the AD667. Any load driven by the output amplifier should also be referred to the analog ground pin. ...
Page 7
... Figure 6. Figure 6. Equivalent Digital Input Circuit REV. A The AD667 data and control inputs will float to a Logic 0 if left open recommended that any unused inputs be connected to power ground to improve noise immunity. Fanout for the AD667 is 100 when used with a standard low power Schottky gate output device ...
Page 8
... A3) are tied 28-Contact LCC (E) 28-Pin Plastic DIP (N) low, and the latch is enabled by CS going low. The AD667 thus occupies a single memory location. This configuration uses the first and second rank registers simultaneously. The CS input can be driven from an active-low decoded address ...