MAX13325GUI/V+T Maxim Integrated Products, MAX13325GUI/V+T Datasheet - Page 18

• Manufacturer Part Number: MAX13325GUI/V+T
• Description: IC AUD LINE DVR DL AUTO 28TSSOP
• Manufacturer: Maxim Integrated Products
• Type: Line Driver, Transmitterr

Specifications of MAX13325GUI/V+T

• Applications: Automotive Audio
• Mounting Type: Surface Mount
• Package / Case: 28-TSSOP Exposed Pad, 28-eTSSOP, 28-HTSSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Dual Automotive, Audio Line Drivers
with I
of an unsuccessful data transfer, the bus master may
retry communication. The master must pull down SDA
during the 9th clock cycle to acknowledge receipt of
data when the MAX13325/MAX13326 are in read mode.
An acknowledge must be sent by the master after each
read byte to allow data transfer to continue. A not-
acknowledge is sent when the master reads the final
byte of data from the MAX13325/MAX13326, followed by
a STOP condition.
The MAX13325/MAX13326 are programmable to one of
seven I
unique device IDs. Connect ADD_ to GND, V
SDA to set the I
as the seven most significant bits (MSBs) followed by
the read/write bit. Set the read/write bit to 1 to configure
the MAX13325/MAX13326 to read mode. Set the read/
write bit to 0 to configure the device to write mode. The
address is the first byte of information sent after the
START condition.
Figure 5. A Single-Byte Write Operation
Figure 6. A Burst Write Operation
18
_____________________________________________________________________________________
2
C slave addresses. These slave addresses are
2
2
C slave address. The address is defined
C Control and Diagnostic
S
B7
S
B7
S7
S7
B6
B6
S6
S6
B5
SLAVE ADDRESS
B5
S5
SLAVE ADDRESS
S5
B4
DATA 1
DATA 1
B4
S4
S4
B3
B3
S3
Slave Address
S3
B2
B2
S2
S2
B1
L
, SCL, or
B1
S1
S1
B0
R/W
= 0
B0
R/W
ACK
= 0
ACK
ACK
ACK
ACK
P
B7
B7
R7
For a single-byte write operation, send the slave address
as the first byte followed by the register address and
then a single data byte (see Figure 5).
For a burst write operation, send the slave address as
the first byte followed by the register address and then
the data bytes (see Figure 6).
For a single-byte read operation, send the slave address
with the read bit set, as the first byte followed by the reg-
ister address. Then send a Repeated START condition
followed by the slave address. After the slave sends the
data byte, send a not-acknowledge followed by a STOP
condition (see Figure 7).
For a burst read operation, send the slave address with
a write as the first byte followed by the register address.
Then send a Repeated START condition followed by the
slave address. The slave sends data bytes until a not-
acknowledge condition is sent (see Figure 8).
C7
B6
B6
R6
C6
B5
B5
R5
REGISTER ADDRESS
C5
REGISTER ADDRESS
B4
B4
R4
DATA N
DATA 2
C4
B3
B3
R3
C3
B2
B2
R2
C2
B1
B1
R1
C1
Single-Byte Write Operation
Single-Byte Read Operation
Register Address Map
B0
B0
R0
C0
ACK
ACK
ACK
Burst Write Operation
Burst Read Operation
ACK
P