EP2AGX65CU17C5 Altera Corporation, EP2AGX65CU17C5 Datasheet - Page 82
![no-image](/images/manufacturer_photos/0/0/41/altera_corporation_sml.jpg)
EP2AGX65CU17C5
Manufacturer Part Number
EP2AGX65CU17C5
Description
IC ARRIA II GX FPGA 65K 358UBGA
Manufacturer
Altera Corporation
Series
Arria II GXr
Datasheet
1.EP2AGX95EF35C5N.pdf
(90 pages)
Specifications of EP2AGX65CU17C5
Number Of Logic Elements/cells
60214
Number Of Labs/clbs
2530
Total Ram Bits
5371904
Number Of I /o
156
Number Of Gates
-
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
358-UBGA
Lead Free Status
Contains lead
Rohs Status
RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
1–74
Glossary
Table 1–68. Glossary (Part 1 of 4)
Arria II Device Handbook Volume 3: Device Datasheet and Addendum
Letter
A,
B,
C,
E,
D
F
Differential I/O
Standards
f
f
f
HSCLK
HSDR
HSDRDPA
Subject
Table 1–68
Receiver Input Waveforms
Transmitter Output Waveforms
Left/Right PLL input clock frequency.
High-speed I/O block: Maximum/minimum LVDS data transfer rate
(f
High-speed I/O block: Maximum/minimum LVDS data transfer rate
(f
HSDR
HSDRDPA
= 1/TUI), non-DPA.
Single-Ended Waveform
Differential Waveform
Single-Ended Waveform
Differential Waveform
= 1/TUI), DPA.
lists the glossary for this chapter.
V
V
CM
CM
V
V
OD
ID
V
V
OD
ID
Definitions
Chapter 1: Device Datasheet for Arria II Devices
V
V
OD
ID
p − n = 0 V
December 2011 Altera Corporation
p − n = 0 V
Positive Channel (p) = V
Negative Channel (n) = V
Ground
Positive Channel (p) = V
Negative Channel (n) = V
Ground
OH
IH
OL
IL
Glossary