EP2AGX65CU17C5 Altera Corporation, EP2AGX65CU17C5 Datasheet - Page 83
![no-image](/images/manufacturer_photos/0/0/41/altera_corporation_sml.jpg)
EP2AGX65CU17C5
Manufacturer Part Number
EP2AGX65CU17C5
Description
IC ARRIA II GX FPGA 65K 358UBGA
Manufacturer
Altera Corporation
Series
Arria II GXr
Datasheet
1.EP2AGX95EF35C5N.pdf
(90 pages)
Specifications of EP2AGX65CU17C5
Number Of Logic Elements/cells
60214
Number Of Labs/clbs
2530
Total Ram Bits
5371904
Number Of I /o
156
Number Of Gates
-
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
358-UBGA
Lead Free Status
Contains lead
Rohs Status
RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Chapter 1: Device Datasheet for Arria II Devices
Glossary
Table 1–68. Glossary (Part 2 of 4)
December 2011 Altera Corporation
Letter
M,
G,
H,
N,
O,
Q,
K,
L,
I,
P
R
J
J
JTAG Timing
Specifications
PLL
Specifications
R
L
Subject
High-speed I/O block: Deserialization factor (width of parallel data bus).
JTAG Timing Specifications:
PLL Specification parameters:
Diagram of PLL Specifications (1)
Note:
(1) CoreClock can only be fed by dedicated clock input pins or PLL outputs.
Receiver differential input discrete resistor (external to the Arria II device).
TMS
TDO
TCK
TDI
Core Clock
Key
CLK
Reconfigurable in User Mode
t
JCH
t
JPZX
t
JCP
t
JCL
Switchover
f
IN
External Feedback
N
Arria II Device Handbook Volume 3: Device Datasheet and Addendum
f
INPFD
t
Definitions
JPCO
PFD
t
JPSU
M
CP
LF
VCO
K
t
JPH
f
VCO
Counters
t
C0..C9
JPXZ
CLKOUT Pins
f
OUT_EXT
f
OUT
GCLK
RCLK
1–75