STM32F101V8 STMicroelectronics, STM32F101V8 Datasheet - Page 41
![no-image](/images/manufacturer_photos/0/6/637/stmicroelectronics_sml.jpg)
STM32F101V8
Manufacturer Part Number
STM32F101V8
Description
Mainstream Access line, ARM Cortex-M3 MCU with 64 Kbytes Flash, 36 MHZ CPU
Manufacturer
STMicroelectronics
Datasheet
1.STM32F101C8.pdf
(87 pages)
Specifications of STM32F101V8
Peripherals Supported
timers, ADC, SPIs, I2Cs and USARTs
Conversion Range
0 to 3.6 V
Systick Timer
24-bit downcounter
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32F101V8T6
Manufacturer:
DEUTSCH
Quantity:
5 000
Company:
Part Number:
STM32F101V8T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F101V8T6
Manufacturer:
ST
Quantity:
20 000
STM32F101x8, STM32F101xB
Typical current consumption
The MCU is placed under the following conditions:
●
●
●
●
●
The parameters given in
temperature and V
Table 16.
1. Typical values are measures at T
2. Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this
3. External clock is 8 MHz and PLL is on when f
I
Symbol
DD
consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).
All I/O pins are in input mode with a static value at V
All peripherals are disabled except if it is explicitly mentioned
The Flash access time is adjusted to f
wait state from 24 to 36 MHz)
Prefetch is on (reminder: this bit must be set before clock setting and bus prescaling)
When the peripherals are enabled f
f
PCLK2
Supply
current in
Run mode
Parameter
/4
Typical current consumption in Run mode, code with data processing
running from Flash
DD
supply voltage conditions summarized in
External
clock
Running on
high speed
internal RC
(HSI), AHB
prescaler
used to
reduce the
frequency
Conditions
Table 16
(3)
Doc ID 13586 Rev 14
A
= 25 °C, V
are derived from tests performed under the ambient
36 MHz
24 MHz
16 MHz
8 MHz
4 MHz
2 MHz
1 MHz
500 kHz
125 kHz
36 MHz
24 MHz
16 MHz
8 MHz
4 MHz
2 MHz
1 MHz
500 kHz
125 kHz
HCLK
DD
PCLK1
f
HCLK
= 3.3 V.
HCLK
> 8 MHz.
= f
frequency (0 wait state from 0 to 24 MHz, 1
HCLK/4
19
12.9
9.3
5.5
3.3
2.2
1.6
1.3
1.08
18.3
12.2
8.5
4.9
2.7
1.6
1.02
0.73
0.5
All peripherals
enabled
Typ
, f
DD
PCLK2
(1)
or V
(2)
Table
= f
SS
Electrical characteristics
HCLK/2
14.8
10.1
7.4
4.6
2.8
1.9
1.45
1.25
1.06
14.1
9.5
6.8
4
2.2
1.4
0.9
0.67
0.48
(no load)
All peripherals
8.
disabled
Typ
, f
ADCCLK
(1)
=
mA
Unit
41/87