STM8AF6248 STMicroelectronics, STM8AF6248 Datasheet - Page 20

no-image

STM8AF6248

Manufacturer Part Number
STM8AF6248
Description
STM8AF62 Standard Line
Manufacturer
STMicroelectronics
Datasheet

Specifications of STM8AF6248

Max Fcpu
16 MHz
Flash Program Memory
16 to 32 Kbytes Flash; data retention 20 years at 55 °C after 1 kcycle
Data Memory
0.5 to 1 Kbyte true data EEPROM; endurance 300 kcycles
Ram
1 to 2 Kbytes
Advanced Control Timer
16-bit, 4 CAPCOM channels, 3 complementary outputs, dead-time insertion and flexible synchronization

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STM8AF6248
Manufacturer:
ST
0
Part Number:
STM8AF6248TA
Manufacturer:
st
Quantity:
108
Part Number:
STM8AF6248TA
Manufacturer:
ST
0
Part Number:
STM8AF6248TA/C
Manufacturer:
ST
0
Part Number:
STM8AF6248TAY
Manufacturer:
STMicroelectronics
Quantity:
50
Part Number:
STM8AF6248TAY
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM8AF6248TAY
Manufacturer:
ST
0
Part Number:
STM8AF6248TAY
0
Part Number:
STM8AF6248TC
Manufacturer:
ST
Quantity:
2 072
Part Number:
STM8AF6248TCY
Manufacturer:
STMicroelectronics
Quantity:
50
Part Number:
STM8AF6248TD
Manufacturer:
ST
Quantity:
284
Product overview
5.8
Note:
5.9
20/91
Analog-to-digital converter (ADC)
The STM8A products described in this datasheet contain a 10-bit successive approximation
ADC with up to 16 multiplexed input channels, depending on the package.
The ADC name differs between the datasheet and the STM8A/S reference manual (see
Table
Table 7.
ADC features
An additional AIN12 analog input is not selectable in ADC scan mode or with analog
watchdog. Values converted from AIN12 are stored only into the ADC_DRH/ADC_DRL
registers.
Communication interfaces
The following sections give a brief overview of the communication peripheral. Some
peripheral names differ between the datasheet and the STM8A/S reference manual (see
Table
Table 8.
10-bit resolution
Single and continuous conversion modes
Programmable prescaler: f
Conversion trigger on timer events and external events
Interrupt generation at end of conversion
Selectable alignment of 10-bit data in 2 x 8 bit result register
Shadow registers for data consistency
ADC input range: V
Analog watchdog
Schmitt-trigger on analog inputs can be disabled to reduce power consumption
Scan mode (single and continuous)
Dedicated result register for each conversion channel
Buffer mode for continuous conversion
7).
8).
Peripheral name in datasheet
Peripheral name in datasheet
ADC naming
Communication peripheral naming correspondence
LINUART
ADC
SSA
= V
Doc ID 14952 Rev 5
MASTER
IN
= V
DDA
divided by 2 to 18
Peripheral name in reference manual
Peripheral name in reference manual
STM8AF61xx, STM8AF62xx
(RM0016)
(RM0016)
UART2
ADC1

Related parts for STM8AF6248