ST10F276Z5 STMicroelectronics, ST10F276Z5 Datasheet - Page 29

no-image

ST10F276Z5

Manufacturer Part Number
ST10F276Z5
Description
16-BIT MICROCONTROLLER WITH MAC UNIT, UP TO 832 KBYTES FLASH MEMORY AND UP TO 68 KBYTES RAM
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST10F276Z5

Single Voltage Supply
5V ±10% (embedded regulator for 1.8 V core supply)

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10F276Z5Q3
Manufacturer:
AD
Quantity:
230
Part Number:
ST10F276Z5Q3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F276Z5Q3TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F276Z5T3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F276Z5T3
Manufacturer:
ST
0
Company:
Part Number:
ST10F276Z5T3
Quantity:
9 000
ST10F276Z5
Note:
4.3.1
4.4
4.4.1
Bank, or from the other module or again from another memory (internal RAM or external
memory).
During a Write operation, when bit LOCK of FCR0 is set, it is forbidden to write into the
Flash Control Registers.
Power supply drop
If during a write operation the internal low voltage supply drops below a certain internal
voltage threshold, any write operation running is suddenly interrupted and the modules are
reset to Read mode. At following Power-on, an interrupted Flash write operation must be
repeated.
Registers description
Flash control register 0 low
The Flash control register 0 low (FCR0L) together with the Flash control register 0 high
(FCR0H) is used to enable and to monitor all the write operations for both the Flash
modules. The user has no access in write mode to the test-Flash (B0TF). Besides, test-
Flash block is seen by the user in Bootstrap mode only.
FCR0L (0x0E 0000)
Table 7.
BSY(3:2)
15
Bit
14
Flash control register 0 low
13
Bank 3:2 Busy (XFLASH)
These bits indicate that a write operation is running on the corresponding Bank of
XFLASH. They are automatically set when bit WMS is set. Setting Protection
operation sets bit BSY2 (since protection registers are in the Block B2). When these
bits are set every read access to the corresponding Bank will output invalid data
(software trap 009Bh), while every write access to the Bank will be ignored. At the end
of the write operation or during a Program or Erase Suspend these bits are
automatically reset and the Bank returns to read mode. After a Program or Erase
Resume these bits are automatically set again.
12
reserved
11
10
9
FCR
8
7
Function
BSY1 BSY0 LOCK res. BSY3 BSY2 res.
R
6
R
5
R
4
Internal Flash memory
3
Reset value: 0000h
R
2
R
1
29/239
0

Related parts for ST10F276Z5